Agile 3D Memory Interfaces
Technical Report,01 Aug 2015,31 Aug 2018
North Carolina State University Raleigh United States
Pagination or Media Count:
The DiRAM4 memory permits fast random access of DRAM via 64 bidirectional memory ports. A memory controller was designed and verified that is suited for interfacing a multicore CPU to this unique DRAM.
- Computer Hardware