Accession Number:

AD1052622

Title:

Runtime SoC Trust Verification using Integrated Symbolic Execution and Solver

Descriptive Note:

Conference Paper

Corporate Author:

University of Florida Department of Electrical and Computer Engineering Gainesville United States

Personal Author(s):

Report Date:

2018-03-12

Pagination or Media Count:

4.0

Abstract:

Untrusted third-party vendors and manufacturers have raised security concerns in hardware supply chain. Among all existing solutions, formal verification methods provide powerful solutions in detection malicious behaviors at the pre-silicon stage. However, little work have been done towards built-in hardware runtime verification at the post- silicon stage. In this paper, a runtime formal verification framework is proposed to evaluate the trust of hardware during its execution. This framework combines the symbolic execution and SMT solving methods to validate the user defined properties. The proposed framework has been demonstrated on an FPGA platform using a SoC design with untrusted IPs. The experimentation results show that the proposed approach can provide high-level security assurance for hardware at runtime.

Subject Categories:

Distribution Statement:

APPROVED FOR PUBLIC RELEASE