Coarse Grain Reconfigurable ASIC through Multiplexer Based Switches
MIT Lincoln Laboratory Lexington United States
Pagination or Media Count:
We present an ASIC architecture with coarse grain reconfigurability, by using accelerators to improve performance over fine grain reconfigurable architectures. A reconfigurable FFT ASIC was built as a proof of concept, and it successfully proved the switch implementation.
- Electrical and Electronic Equipment