A Hard-Wired Fast Fourier Transform Processor using ax+b Modules.
Research and Development rept. Feb-Sep 72,
NAVAL ELECTRONICS LAB CENTER SAN DIEGO CALIF
Pagination or Media Count:
A signal processor was built using one identical building block in the processing unit. The design utilizes modularity as well as microprogrammed control. The unit transforms 64 input samples into 64 Fourier coefficient each with a word length of 9 bits. The resulting complex coefficients are squared and displayed on a scope. The architecture of the processor makes possible a high-speed utilization of hardware. A provision is made to scale the partial results. Author
- Computer Hardware