Accession Number:

AD0671758

Title:

A CYCLIC CHECK COMPUTER FOR ERROR DETECTION

Descriptive Note:

Technical rept.

Corporate Author:

MICHIGAN UNIV ANN ARBOR

Personal Author(s):

Report Date:

1968-06-01

Pagination or Media Count:

84.0

Abstract:

The report discusses the design and use of equipment built to aid intercomputer communicatitions via serial-synchronous data transmission techniques. The interface described computes on a character-by-character basis, a cyclic redundancy block checksum which is appended to outgoing or checked against incoming messages. This hardware techniques reduces checksum computation on a small computer from several hundred microseconds per character to only several microseconds a reduction that is necessary if more than several 201 type data modems are to be operated simultaneously under control of a single processor. Basic design objectives and decisions are described first. A brief overall system description with background information is then followed by programming considerations and detailed descriptions of the checksum computer logic. Finally diagnostic software and wirewrap documentation is provided for maintenance andor reproduction purposes.

Subject Categories:

  • Computer Programming and Software
  • Computer Hardware
  • Cybernetics

Distribution Statement:

APPROVED FOR PUBLIC RELEASE