## Final Report for Program on Resorbable Radio Devices

This project developed materials, manufacturing schemes and device designs for radio enabled electronics that are capable of complete dissolution in water.

### Supplemental Notes
The views, opinions and/or findings contained in this report are those of the author(s) and should not contrued as an official Department of the Army position, policy or decision, unless so designated by other documentation.

### Abstract
This project developed materials, manufacturing schemes and device designs for radio enabled electronics that are capable of complete dissolution in water.

### Subject Terms
- transient electronics, radios

### Security Classification of:
- a. REPORT UU
- b. ABSTRACT UU
- c. THIS PAGE UU
Report Title
Final Report for Program on Resorbable Radio Devices

ABSTRACT
This project developed materials, manufacturing schemes and device designs for radio enabled electronics that are capable of complete dissolution in water.

Enter List of papers submitted or published that acknowledge ARO support from the start of the project to the date of this printing. List the papers, including journal references, in the following categories:

(a) Papers published in peer-reviewed journals (N/A for none)

Received Paper

<table>
<thead>
<tr>
<th>Received Date</th>
<th>Paper Details</th>
</tr>
</thead>
</table>

TOTAL: 2

Number of Papers published in peer-reviewed journals:

(b) Papers published in non-peer-reviewed journals (N/A for none)

Received Paper

TOTAL:

Number of Papers published in non peer-reviewed journals:

(c) Presentations


Number of Presentations: 2.00

Non Peer-Reviewed Conference Proceeding publications (other than abstracts):

Received  Paper

TOTAL:

Number of Non Peer-Reviewed Conference Proceeding publications (other than abstracts):

Received  Paper

TOTAL:

Number of Peer-Reviewed Conference Proceeding publications (other than abstracts):

Received  Paper

TOTAL:

(d) Manuscripts

Received  Paper

TOTAL:

Number of Manuscripts:

Books

Received  Paper

TOTAL:
### Patents Submitted

### Patents Awarded

### Awards

Smithsonian Ingenuity Award for Physical Science, Smithsonian Institution
Robert Henry Thurston Award, American Society of Mechanical Engineers

### Graduate Students

<table>
<thead>
<tr>
<th>NAME</th>
<th>PERCENT SUPPORTED</th>
<th>Discipline</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sukwon Hwang</td>
<td>1.00</td>
<td></td>
</tr>
</tbody>
</table>

FTE Equivalent: 1.00
Total Number: 1

### Names of Post Doctorates

<table>
<thead>
<tr>
<th>NAME</th>
<th>PERCENT SUPPORTED</th>
<th>Discipline</th>
</tr>
</thead>
<tbody>
<tr>
<td>seungkyun kang</td>
<td>1.00</td>
<td></td>
</tr>
</tbody>
</table>

FTE Equivalent: 1.00
Total Number: 1

### Names of Faculty Supported

<table>
<thead>
<tr>
<th>NAME</th>
<th>PERCENT SUPPORTED</th>
<th>National Academy Member</th>
</tr>
</thead>
<tbody>
<tr>
<td>John Rogers</td>
<td>0.05</td>
<td>Yes</td>
</tr>
</tbody>
</table>

FTE Equivalent: 0.05
Total Number: 1

### Names of Under Graduate students supported

<table>
<thead>
<tr>
<th>NAME</th>
<th>PERCENT SUPPORTED</th>
</tr>
</thead>
</table>

FTE Equivalent: 
Total Number: 

**Student Metrics**

This section only applies to graduating undergraduates supported by this agreement in this reporting period.

The number of undergraduates funded by this agreement who graduated during this period: ..... 1.00

The number of undergraduates funded by this agreement who graduated during this period with a degree in science, mathematics, engineering, or technology fields: ..... 0.00

The number of undergraduates funded by your agreement who graduated during this period and will continue to pursue a graduate or Ph.D. degree in science, mathematics, engineering, or technology fields: ..... 0.00

Number of graduating undergraduates who achieved a 3.5 GPA to 4.0 (4.0 max scale): ..... 0.00

Number of graduating undergraduates funded by a DoD funded Center of Excellence grant for Education, Research and Engineering: ..... 0.00

The number of undergraduates funded by your agreement who graduated during this period and intend to work for the Department of Defense: ..... 0.00

The number of undergraduates funded by your agreement who graduated during this period and will receive scholarships or fellowships for further studies in science, mathematics, engineering or technology fields: ..... 0.00

---

**Names of Personnel receiving masters degrees**

<table>
<thead>
<tr>
<th>NAME</th>
<th>Total Number:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

**Names of personnel receiving PHDs**

<table>
<thead>
<tr>
<th>NAME</th>
<th>Total Number:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sukwon Hwang</td>
<td>1</td>
</tr>
</tbody>
</table>

---

**Names of other research staff**

<table>
<thead>
<tr>
<th>NAME</th>
<th>PERCENT_SUPPORTED</th>
<th>FTE Equivalent:</th>
<th>Total Number:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

**Sub Contractors (DD882)**

**Inventions (DD882)**

**Scientific Progress**

See attachment.

**Technology Transfer**
Transient Electronics Resorbable Radios and RF Energy Scavenging Systems

Grant Number: Army W911NF-11-1-0254; A1074/486349

Principal Investigator: John A. Rogers (UIUC)

Team members: Seung-Kyun Kang (UIUC), Suk-Won Hwang (UIUC)

Summary of Effort: Demonstrate radio frequency devices, schemes for triggered transience and power systems

Research Goals: Outlined in the first page of the attached slide set.

Challenges: 1) Identifying suitable materials and device designs, and 2) establishing processing techniques for integrated systems.

Technical Approach and Progress

1) Transfer print fully formed silicon devices and RF components to build radios and scavengers.

2) Exploit new concepts in triggered transience, mechanical energy harvesting and others.

Key Technical Results

The technical results are summarized, with all associated details, in the attached slide set and the published papers.
## Summary

<table>
<thead>
<tr>
<th>Illinois Deliverables</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fabricate transient transistors and mechanical energy harvesters based on ZnO, and compare behaviors to theoretical models</td>
<td>Done</td>
</tr>
<tr>
<td>Demonstrate electrically triggered transience, with examples at the device and system levels</td>
<td>Done</td>
</tr>
<tr>
<td>Demonstrate CMOS microdie, with transfer printing</td>
<td>Done</td>
</tr>
<tr>
<td>Develop Si CMOS foundry routes to transient devices</td>
<td>Done</td>
</tr>
<tr>
<td>Develop schemes for mechanically triggered transience</td>
<td>Done</td>
</tr>
<tr>
<td>Demonstrate transient RF beacon devices, with solar power</td>
<td>Done</td>
</tr>
<tr>
<td>Demonstrate non-aqueous transient substrate materials</td>
<td>Done</td>
</tr>
</tbody>
</table>
Trigger transience of full circuits

- Trigger water electrolysis to give out gas
- Gas pushes water out of the weak point of the water tank, e.g., a pre-made hole with/without covering with a thin Ecoflex layer

Stacking of part A & B

Au on glass

Ecoflex water tank

Mg device on glass

Part A

Part B

Part A

Part B

Video
Beacon trigger transience

Transmitting antenna

Beacon circuit

Ecoflex® encapsulating electrolyte

Receiving antenna

Power supply

Trigger circuit

Transmitting Antenna

Battery
Beacon trigger transience

- **Beacon circuit**
  - Powered by a 3V lithium battery
  - Containing copper coil antenna for signal transmitting
  - Generating high frequency signal (~145 MHz) which is modulated by low frequency signal (1 Hz)
  - Beacon signal is received by a signal analyzer with high gain antenna

- **Trigger circuit**
  - A small segment of the beacon power supply line is made of Al trace
  - Small amount of PBS electrolyte is encapsulated by a thin layer of Ecoflex®
  - A ceramic antenna is used to receive the RF signal at 915 MHz
  - Upon RF signal, a voltage ~4V is sensed between the Al trace and the counter electrode triggering the electrochemical dissolution of Al, as a result ceasing the beacon transmitter
Modularization of Xfab Devices

Array of xfab diode after via opening

I/V characteristic of a modularized xfab diode

Xfab device matrix after isolation and characterization

Single xfab device picked up on PDMS stamp
Modularization process of Xfab device involve transfer printing, planarization, vias opening, metallization, isolation, and characterization.
Transient Interconnects for Si Micro-Die

‘Released’ Foundry Si SOI CMOS

ILD and Wiring Levels

Anchor etched BOX

Device Silicon

transfer, interconnect

Wafer Layout

via contact Mg interconnection
Transient Interconnects for Si Micro-Die
Transient Dual-Sided PCB - Design & Fabrication

1. Mg deposition through shadow mask on silk substrate

Front side

antenna  Solar cells

Switcher

Signal Generator

via

back side

Mg pads, interconnects

Silk substrate

2. Punch holes through via pads, and Connect both front and back with silver paste

Front side

Back side

Front side

Back side
Solar Powered RF Beacon

Front

Mg pads
Mg interconnects
Silk substrate
Connection through via holes

Back

Antenna
Via
Switcher
Signal Generator

Front Face 1 cm

Bottom Face 1 cm
Transient RF Beacon (3D arbitrary shape)

- Major circuit components: High and low frequency signal generators, flexible solar cell, magnesium antenna and interconnections, super capacitor (provides extra power to the circuit).
- Circuit is on flexible sheet and can be folded into arbitrary shape to maximize the exposure of sun light (cylinder, cube and pyramid as demonstration).
- Transient circuit is under fabrication.
Transient RF Beacon-Outdoor Experiment

- Experiment was done in the morning in fall, when the sun light intensity is not very strong.
- The beacon was powered purely by a flexible solar cell.
- A minimized 160 MHz antenna was able to received a signal from the RF beacon 1 meter away.
- Spectrum analyzer and oscilloscope were used to analyse the signal generated by the beacon.
Radio circuit with minimized power consumption can be used for Lan’s battery and kijun solar cell.

This circuit are using in epidermal active hydration sensor. Will be used in transient PCB project with kijun’s solar cell.
Radio Circuit Powered by Mg Cells

Radio Circuit powered by Mg cells

Output from radio circuit

Frequency and power over 1 hour
Transient, Biocompatible Electronics and Energy Harvesters Based on ZnO

Canan Dagdeviren, Suk-Won Hwang, Yewang Su, Stanley Kim, Huanyu Cheng, Onur Gur, Ryan Haney, Fiorenzo G. Omenetto, Yonggang Huang, and John A. Rogers*

Semiconducting oxides are of growing interest as replacements for silicon in thin film transistors for active matrix display backplanes; they are also of potential use in transparent, flexible electronics and energy harvesters. Zinc oxide (ZnO), in particular, has a favorable combination properties, including excellent transparency in the visible wavelength range,[1] high electron mobility,[2] and strong piezoelectric response.[3] As a result, ZnO, in forms ranging from films to wires and rods, has been explored in sensing,[4–6] catalysis,[7,8] optical emission,[9,10] piezoelectric transduction,[11] and actuation.[12] Previous work also suggests that ZnO is biocompatible,[13–15] and therefore suitable for devices that integrate on or in the human body. Here we introduce classes of ZnO based electronic devices that have, as their key attribute, the ability to dissolve completely in water or biofluids. In this way, ZnO provides an alternative to silicon[16] or organic semiconductors[17–20] for physically transient forms of electronics and sensors, with expanded capabilities in energy harvesting, light emission and others. The other constituent materials of the devices presented here include magnesium (Mg) for electrodes and interconnects, magnesium oxide (MgO) for the dielectrics, and films of silk fibroin for the substrate and package. Each material used here is also biocompatible, as discussed in previous reports.[21,22,23,24] We present specific designs and fabrication schemes for ZnO thin film transistors and mechanical energy harvesters (also for use as strain gauges). Detailed studies reveal the kinetics of dissolution and the ability to use materials and design choices to control this kinetics. Combined experimental/theoretical work illustrates the key operational features of the devices.

Figure 1a and b provide a schematic diagram and an image of water-soluble ZnO thin film transistors (TFTs) and mechanical energy harvesters (MEHs)/ strain gauges. Sheets of silk fibroin provide substrates and, in certain cases,
encapsulating layers. Magnesium, deposited by electron beam evaporation through fine-line stencil masks made of polyimide (PI) films (Kapton, 12.5 μm, Dupont, USA), is used for the electrodes and interconnects (thicknesses between 200 and 500 nm). A first layer of Mg defines the source/drain electrodes for the TFTs (and, therefore the channel length, \( L_{ch} \)) and the bottom electrodes of the MEHs. Sputter deposition of thin films of ZnO (thicknesses between 350 and 500 nm) through PI masks forms semiconducting and piezoelectric components of the devices. The widths of the patterned ZnO films determine the channel widths (\( W \)) of the transistors. Layers of MgO (thicknesses between 100 and 150 nm) deposited by electron beam evaporation through PI masks serve as the gate dielectric layers for the TFTs. An additional patterned deposition of Mg (∼400 nm) yields top electrodes for MEHs, and source, drain and gate contacts for the TFTs. A top encapsulating layer of silk can be applied by spin casting. All constituent materials, i.e. Mg (electrodes, contacts and interconnects), MgO (gate and interlayer dielectrics), ZnO (active material for the TFTs and energy harvesters/strain gauges) and silk (substrate and encapsulant), dissolve in water. The products of this dissolution include Mg(OH)\(_2\), Si(OH)\(_2\) and Zn(OH)\(_2\). Previous studies suggest that these compounds, and the device materials themselves, are biocompatible and environmentally benign.\(^{14,27,28}\) Figure 1c includes a set of images collected in a time sequence during dissolution in deionized water (DI) at room temperature. The silk substrate (∼25 μm), in the formulation used for this example, quickly disappears by simple dissolution. This process causes the device structures to physically disintegrate. Afterward, each remaining material disappears due to hydrolysis at different rates, as described in the following sections and previous reports.\(^{29–33}\) The time frames for dissolution can be programmed not only by encapsulation and packaging methods, but also by choices of dimensions, thicknesses and configurations in the materials for the device structures.

Dissolution of the constituent materials other than the silk, involves hydrolysis to produce metal hydroxides. In the case of ZnO, the product is zinc hydroxide (Zn(OH)\(_2\)), as a result of the reaction ZnO + H\(_2\)O ⇋ Zn(OH)\(_2\). Figure 2a shows a collection of images of a meander trace of ZnO (200 nm) at various times during hydrolysis. The trace completely disappears after 15 hours, in DI water at room temperature. The mechanisms of dissolution of ZnO can be analytically described by reactive diffusion models, in which water diffusion into the materials is the rate limiting process. Previous reports describe in detail the dissolution behaviors of ZnO and the dependence on pH, temperature, dimensions and surface structures.\(^{27,34–37}\) Additional experiments on dissolution, monitored by measurements of thickness as a function of time during immersion in several different types of solutions, such as phosphate buffer saline (PBS, pH 4.0, Sigma-
The rate of dissolution ZnO increases with decreasing pH, consistent with a previous literature report.\[27\] In acidic solution, the dissolution of ZnO is also attributed to the reaction, ZnO + 2H\(^+\) → Zn\(^{2+}\) + H\(_2\). A set of optical micrographs shows a fully formed ZnO TFT undergoing dissolution under similar conditions, as presented in Figure 2b. All electronic materials, i.e. Mg, MgO and ZnO, completely dissolve in 15 h after immersion in DI water at room temperature, in a controlled manner, without cracking, flaking or delamination. For the device dimensions studied here, the thicknesses of the layers determine, in large part, the timescales for dissolution.

Figure 2c summarizes the temporal variation in the electrical properties of a ZnO TFT, as it dissolves. (See Figure S1b for an image and diagram of the device.) In this case, a plate of glass serves as the substrate, and a layer of MgO (500 nm), deposited by electron beam evaporation, encapsulates the entire system everywhere except at the contacts for source, drain, and gate electrodes which themselves are not immersed. Measured transfer curves, drain currents (\(I_d\)) and peak transconductances show stable operation for \(\sim 3\) h, followed by rapid degradation over the next \(\sim 45\) min. (Additional electrical properties appear in Figure S1c.) The encapsulant and the device materials (mainly the Mg in this case) define the first and second timescales, respectively. The results of Figure 2c are only representative. The encapsulant material and thickness can be selected to achieve stable periods of device operation that match requirements for specific applications. For example, silk can be combined with MgO to enable the lifetime to extend from minutes to years, as demonstrated in a previous result.\[16\] Complete electrical and mechanical characterization of ZnO TFTs and MEHs appear in Figure 3. All electrical measurements and bending studies were performed in a dry environment. Here, the TFTs use Mg (150 nm, source, drain and gate electrodes), ZnO (200 nm, active layer), MgO (100 nm, gate dielectric). Figure 3b illustrates additional details in optical micrographs of a typical TFT, collected after defining the channel configuration (top) and completing the fabrication (bottom). Analysis of current-voltage (\(I-V\)) characteristics (Figure 3c,d) of a typical device (channel length (\(L_{ch}\)) and width (\(W\)) are 20 \(\mu\)m and 500 \(\mu\)m, respectively) yields a mobility of \(\sim 0.95\) cm\(^2\)/N\(\cdot\)s, an on/off ratio of \(>10^3\), a subthreshold swing of \(\sim 1\) V/dec (at \(V_G = 0.1\) V) and a threshold voltage of \(\sim 1\) V. (See details on contact resistance of Mg in Figure S1d.) These properties are similar to those of non-transient counterparts.\[38–41\] Previous literature studies suggest that deposition procedures and subsequent processing conditions for ZnO strongly affect the electrical properties.\[38,42–45\] Careful parametric studies reveal conditions for ZnO strongly affect the electrical properties appear in Figure S1c.) The encapsulant material and thick-

![Figure 2](image_url)

Figure 2. Dissolution kinetics of water soluble electronic materials, and devices. a) A series of optical microscope images collected at various times during dissolution of a meander trace of ZnO (200 nm) immersed in deionized water at room temperature. b) Images of a representative ZnO TFT at various times during dissolution. All components fully dissolve. c) Experimental results of degradation in electrical properties of a ZnO TFT encapsulated with MgO (500 nm) at various times after immersion in DI water. The linear scale transfer curves (left) and the drain current (\(I_d\)) at drain and gate voltages of \(V_d = 0.1\) V and \(V_G = 5\) V, respectively, and the peak transconductance (left) show that the operation of the device is stable for \(\sim 3\) h, after which the properties quickly degrade in \(\sim 45\) min.
two edges of the sample fixed within the two sliding fixtures of the instrument. During compression, the sample mechanically buckles upward to generate a well-defined, although non-uniform bending moment. Periodic variations in positive and negative voltage output peaks accompany the application and release of the buckling stresses (tensile at the location of the devices), respectively. The voltage and current outputs from an MEH are ∼1.14 V and ∼0.55 nA, as shown in Figure 3f. The peak output power density is ∼10 nW/cm². The output averaged over the entire range of deformation, combined with a theoretical analysis of the mechanical input power required to bend the device, suggests a conversion efficiency of 0.28%, but in a way that is dependent on many parameters of the system, including the external electrical load. See Supporting Information. The structures are not fully optimized for efficiency. High absolute efficiencies might not be a relevant goal for many applications in bio-integrated devices. In such cases, the aim is to collect enough power to operate a device (e.g. a pacemaker), but to do so without inducing significant mechanical loading on natural motions of the relevant part of the body. High efficiency operation would, necessarily, impose constraints on motion, due to conversion of a significant fraction of mechanical work into electrical power. Such constraints can have adverse biological consequences, particularly in an organ like the heart which responds to mechanical loading by arrhythmic behavior. The efficiency can be improved through optimized choices of thicknesses, lengths, widths and Young’s moduli for the substrate and piezoelectric layers. Furthermore, reduction in viscoelastic dissipation of the substrate can be beneficial. Figure 3g gives a schematic illustration of narrow strips of ZnO films connected in series, and the theoretically predicted shape of the buckled device. Analytical models that couple the mechanical deformation and the piezoelectric effect provide additional insights into the behaviors. Compression of the silk substrate of length \( L_{\text{silk}} \) leads to its buckling with a representative out-of-plane displacement

\[
\Delta L = A \left( 1 + \cos \left( \frac{2\pi x}{L_{\text{silk}}} \right) \right)/2 ,
\]

where the origin of coordinate \( x \) is at the center of silk substrate, and the amplitude \( A \) is related to the compression \( \Delta L \) between two ends of the silk substrate by

\[
A \approx \left( \frac{2}{\pi} \right) \sqrt{L_{\text{silk}} \cdot \Delta L}.
\]

(see SI for details). The ZnO strips, together with the top and bottom electrodes, bend with the buckled silk substrate. The strain in the ZnO consists of membrane and bending strains. The membrane strain is given analytically by

\[
\varepsilon_m = 4\pi \sqrt{ADL} \left( \frac{E_{L_{\text{silk}}} / E_{\text{comp}}}{h / L_{\text{silk}}} \right) \frac{1}{2}.
\]

(see SI for details), where \( E_{L_{\text{silk}}} \) and \( E_{\text{comp}} \) are the bending stiffnesses of the silk substrate and the composite structure of ZnO strips with electrodes and silk substrate, respectively; and \( h \) is the distance between the center of ZnO strips and the neutral mechanical plane of the composite structure (Figure S2). The bending strain is much smaller than the membrane strain since the ZnO strips are very thin. As a result, the total strain is essentially the same with the membrane strain. In addition, the bending strain has opposite signs above and below the center...
of ZnO strips and does not contribute to the voltage and current output of the MEH (see SI for details).

The ZnO strips are transversely isotropic with elastic, piezoelectric, and dielectric constants $c_{ij}$, $e_{ij}$, and $k_{ij}$, respectively. The polarization direction $x_3$ is normal to the surface of the strip and the surface of the silk substrate. For plane-strain deformation ($e_{23} = 0$) the strain $e_{33}$ and the electric field $E_3$ along the polarization direction $x_3$ satisfy the constitutive relations $0 = c_{13}e_{31} + c_{33}e_{33} - E_3 e_{33}$ and $D_3 = e_{31}e_{13} + e_{33}e_{33} + k_{33}E_3$, where the electric displacement $D_3$ along the polarization direction is a constant to be determined. For measurements of current, the top and bottom electrodes are connected to an ammeter as shown in Figure S2b. The ammeter has negligible electrical resistance, and therefore negligible voltage drop. The current (through the electrodes and ammeter) results from the moving charge induced by the strain in the ZnO (i.e., piezoelectric effect) even without voltage between the top and bottom electrodes. The zero voltage between the top and bottom electrodes of each ZnO strip, together with the above equations, gives $D_3 = e_{33}e_{33} - E_3 e_{33}$, where the effective piezoelectric constant. For each group of device in series, the current is given by $I = -A_{ZnO} D_3$, where $A_{ZnO}$ is total area of ZnO strips in each group. For a representative compression $\Delta L = \Delta L_{\text{max}} [1 - \cos(2\pi t/T)]^2/4$ with the maximum compression $\Delta L_{\text{max}}$ and period $T$, the maximum current is obtained as

$$I_{\text{max}} = 4\pi^2 \left( -\varepsilon \right) A_{ZnO} T \left[ E_{\text{comp}} L_{\text{silk}} \Delta L_{\text{max}} \right] \left( L_{\text{silk}} \right)$$

(1)

For $\Delta L_{\text{max}} = 1.5$ cm, $T = 2.3$ second and $L_{\text{silk}} = 3$ cm as in experiments, $E_{\text{comp}} L_{\text{silk}} / L_{\text{T}} = 0.34$, $h = 5.5$ $\mu$m and $A_{ZnO} = 1.08$ mm$^2$ from the specimen geometry (see SI for details), and $\varepsilon = -0.67$ C/m$^2$, which is on the same order of magnitude as the literature values. Equation (1) gives the maximum current $I_{\text{max}} = 0.55$ nA, which agrees well with the experimental result as shown in Figure 3f.

For measurements of voltage, if $V$ denotes the total voltage for $n$ groups of devices in series, then the voltage across each group is $V/n$. If $n$ groups of devices are in parallel, then $V$ is the total voltage across all devices. The electric potential becomes $V = E_{\text{field}} l_{ZnO}$, where $k = 33 + (e_{31}/e_{33})$ is the effective dielectric constant and $l_{ZnO}$ is the thickness of ZnO strips. The current $I = -A_{ZnO} D_3$ is also related to the voltage $V$ and resistance $R$ of the voltmeter by $I = V/R$, which gives $V/R = -A_{ZnO} D_3$, or equivalently

$$\frac{dV}{dt} + \frac{n t_{ZnO}}{A_{ZnO} R k} V = -\frac{n t_{ZnO}}{k} \frac{ds_{\text{em}}}{dt}$$

(2)

For $\Delta L = \Delta L_{\text{max}} [1 - \cos(2\pi t/T)]^2/4$ and the initial condition $V(t = 0) = 0$, the maximum voltage is given by

$$V_{\text{max}} \approx 4\pi^2 R \left( -\varepsilon \right) A_{ZnO} T \left[ E_{\text{comp}} L_{\text{silk}} \Delta L_{\text{max}} \right] \left( L_{\text{silk}} \right)$$

(3)

For $R = 2.3 \times 10^{12}$ $\Omega$ in the experiment, the theory gives the maximum voltage $V_{\text{max}}$ that agrees well with experimental result of 1.14V. In addition to electrical characterization of devices, the intrinsic piezoelectric and morphological properties of active layer ZnO thin film by sputtering system was studied by AFM, SEM, and XRD techniques in detail (Figure S3).

The results presented here indicate that ZnO can be used effectively as an active material for transient electronics, as well as for energy harvesting and strain sensing devices, for which all of the constituent elements dissolve completely in water. Compared to silicon, ZnO has features, such as wide, direct bandgap and piezoelectric responses, that could enable expanded capabilities in transient devices. The use of this material alone, or in heterogeneous configurations with silicon, opens up additional application possibilities for transient technologies, in areas ranging from biomedicine, to environmental monitoring and certain areas of consumer electronics.

**Experimental Section**

Fabrication of ZnO TFTs and MEHs: All electronic materials were directly deposited onto silk substrates through high resolution stencil masks made of polymide (PI) films (Kapton, 12.5 $\mu$m, Dupont, USA). These materials consist of ZnO (semiconductor), Mg (conductors), MgO (insulators), and silk (substrate). A layer of Mg (150 nm) deposited by electron beam evaporation (Temesca) defined the source and drain electrodes for the TFTs. ZnO (200 nm) deposited by RF magnetron sputtering (Aja) through a PI mask served as the semiconductor. A high-purity of ZnO target was used (99.99%), with base pressures of $2 \times 10^{-6}$ torr, and working pressures of 15 mTorr, maintained with an Ar (99.99%):O2 = 2:1 (sccm) gas mixture. The sputtering was performed at room temperature (RT) with an RF power of 250 W, immediately after cleaning the target with Ar plasma for 5 min. The deposition rate was ~150 nm/h.

Electron beam evaporation of MgO (100 nm), also through PI masks, defined the gate dielectrics. The gate electrode consisted of Mg (300 nm), deposited and patterned using schemes similar to those for the source and drain.

ZnO MEHs were designed in six groups, each of which contains ten separate devices (ZnO strips with Mg electrodes on top and bottom, in a capacitor type geometry). Devices within each group were connected in parallel; the six groups themselves were connected in series. The fabrication began with deposition of Mg (300 nm) by electron beam evaporation through a PI shadow mask, to form bottom electrodes. A layer of ZnO (400–500 nm) was then formed by RF sputtering, through a shadow mask aligned to the Mg bottom electrodes. Top electrodes of Mg (~500 nm) were formed in a manner similar to that for the bottom electrodes. Individual ZnO strips defined active areas of 50 $\mu$m $\times$ 2 mm. Square pads at their ends facilitated electrical top and bottom contacts. The ZnO layer was formed in a geometry slightly bigger than that of the bottom electrode to avoid shorting of top to bottom, as seen in Figure S2.

Investigation of ZnO Thin-Film Properties and Device Analysis: X-ray diffraction (XRD, Philips X’pert) revealed that the films consist of hexagonal ZnO, with preferred orientation of (002). Scanning electron microscope (SEM, Hitachi S4800) imaging determined the surface topography and provided cross sectional views of the films. Measurements of voltage induced displacements in thin films of ZnO were conducted by atomic force microscopy (AFM, Asylum Cypher, USA). A semiconductor parameter analyzer (4155C, Agilent) was used to measure the electrical characteristics of TFTs and MEHs.
communications

Bending Tests for Energy Harvesters/Strain Gauges: A commercial instrument (IPC Flexural Endurance Tester Model: CK-700FET) was used to perform bending experiments. The test involved compressing a sheet of devices between two clamped edges; the result was a buckling structure whose curvature was defined by the extent of compression. Electrical measurements revealed positive and negative swings in voltage and current output, corresponding to the application and release of such buckling stresses. An analytical model of the mechanical deformations and the associated piezoelectric effects captured the experimental observations.

Dissolution Experiments: Dissolution tests were performed to study degradation behaviors of devices and kinetics of materials removal. To observe dissolution of ZnO, a meander trace of ZnO prepared and encapsulated with a layer of MgO (500 nm). Measurements of changes in electrical properties defined timescales of device functionality. A transistor with a design similar to that described above was fabricated using a protocol for support during PFM test.

Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements

C. Dagdeviren and S.-W. Hwang contributed equally to this work. This material is based upon work supported by the Defense Advanced Research Projects Agency. Anoop Damodaran is acknowledged for support during PFM test.


www.small-journal.com  
© 2013 Wiley-VCH Verlag GmbH & Co. KGaA, Weinheim  
DOI: 10.1002/smll.201300146

Received: January 15, 2013
Published online:

Materials for Bioresorbable Radio Frequency Electronics

Suk-Won Hwang, Xian Huang, Jung-Hun Seo, Jun-Kyul Song, Stanley Kim, Sami Hage-Ali, Hyun-Joong Chung, Hu Tao, Fiorenzo G. Omenetto, Zhenqiang Ma, and John A. Rogers*

Devices constructed using bioresorbable materials have many roles in clinical medicine, ranging from drug delivery vehicles\[1,2\] to stents\[3,4\] and sutures\[5,6\]. In such cases, the function is defined primarily by the mechanics and/or the structure of the component, with operation that is often passive. The ability to achieve similar bioresorbable characteristics in active semiconductor devices and sensors could significantly expand the possible modes of use. Past approaches include partially resorbable systems based on miniaturized silicon transistors bonded to biomaterial substrates and, in separate work, on organic active materials (e.g., semiconductors).\[7–11\] Recent studies demonstrate a completely water soluble class of silicon-based technology,\[12–15\] to enable devices and systems that build on foundational knowledge and engineering capabilities derived from the integrated circuit industry. Components of this type can be implanted into the human body where they gradually dissolve into bioluids after their useful functional life, thereby eliminating unnecessary device load without the need for surgical extraction. For many applications, radio frequency (RF) operation is a key feature, both for data transmission and for power supply. The results presented here represent progress in this direction. We report antennas, rectifying diodes, transistors, capacitors, inductors, resistors, ring oscillators and RF energy harvesting sub-systems, all of which involve water soluble and biocompatible constituent materials, i.e., silicon nanomembranes (Si NM; semiconductors), magnesium (Mg; conductors), silicon dioxide or magnesium oxide (low temperature SiOx; or MgO; interlayer dielectrics), and silk (substrates).

One of the most critical, but simplest, elements in RF systems for wireless reception/transmission is in the antenna. Transient antennas can be formed by evaporation of Mg (500 nm) through stencil masks made of polyimide (PI) films (Kapton, 12.5 μm, Dupont, USA) on thin films of silk. Two designs form the focus of studies reported here: simple linear dipoles consisting of two quarter wavelength arms and wideband quasi log-periodic dipoles, designed to operate at ~2.4 GHz and ~950 MHz, respectively. Figure 1a presents images of a transient Mg antenna at a sequence of times during immersion in deionized (DI) water at room temperature. The Mg and silk completely disappear after ~2 hours by hydrolysis and simple dissolution, respectively. An alternative route to similar antennas, but with thicknesses that can be much larger than the skin depth at relevant RF frequencies, exploits Mg foils (thickness from 5 μm to 30 μm, purity of 99.9%, Goodfellow, UK) cut into appropriate shapes. A layer of solvent-perfused silk serves as an adhesive to bond such antennas to silk substrates (Figure S1a). The measured S-parameters in Figure 1b show that both antennas are well matched to their designed operating frequencies. Images of the devices with coaxial connectors appear in Figure S2. Figure S1b shows a 950 MHz antenna integrated with a commercial RF power scavenging system on a printed circuit board to demonstrate functionality. Additional details can be found in Figure S1c.

Various transient devices with passive RF function, such as capacitors, inductors, and resistors, are also essential. Figure 1, c to g, provides images and electrical properties of several such components. As an example, a simple transient resistor consisting of a serpentine trace of Mg (Figure 1c) formed by evaporation onto silk through a stencil mask, indicates a resistance of 100 ohm, suitable for use in RF current-limiters and voltage dividers. Capacitors and inductors can be formed on silk in which MgO (900 nm thick, formed by electron beam evaporation) serves as the dielectric, and Mg forms the electrodes and conducting traces. (Details appear in the experimental section.) The capacitors explored here exploit simple, parallel plate geometries with various lateral dimensions (Figure 1d; 150 μm × 150 μm (black), 250 μm × 250 μm (red), 400 μm × 400 μm (blue) and 550 μm × 550 μm (green)). Measured capacitances and Q factors of each capacitor appear in Figure 1e, along with simulation results. The operating frequencies extend up to ~6 GHz. Simple inductors (Figure 1f)
Figure 1. Images and electrical properties of various passive components for transient RF systems: (a) A set of images of an antenna built with Mg on a silk substrate illustrates the process of dissolution in DI water. The Mg disappears completely by hydrolysis within ~2 hours. (b) Measured reflection coefficient S11 of Mg antennas operating at 950 MHz and 2.4 GHz. (c) Optical microscope image of a Mg resistor (left), and its current-voltage characteristics (right). The resistance is ~100 Ω. (d) Image of capacitors of different sizes built using Mg electrodes and MgO dielectrics. (e) Measured capacitance (left) and Q factor (right) as a function of frequency. Experimental results and simulations appear as lines and dots, respectively. The region of overlap between the top and bottom Mg electrodes in these metal-insulator-metal (MIM) capacitors is ~300 nm, p-type) with heavily doped p-type and n-type regions separated by lightly doped, nearly intrinsic areas. The fabrication involves pattern boron and phosphorous doping (950 °C ~ 1050 °C) of Si NWs while they are supported on a silicon wafer. Transfer printing delivers the Si NWs onto a film of silk cast on a separate wafer. Electron beam evaporation of Mg (~400 nm thickness) through a fine-line stencil mask aligned to the doped regions of the Si NWs defines the contacts and interconnects. (Details appear in the experimental section.) Electrical measurements of a representative device (length and width of the intrinsic region: 5 μm and 1 ~ 2 mm, respectively) in Figure 2b indicated expected diode behavior, with a turn-on voltage at ~0.7 V and a forward current of ~1.5 mA at 1 V (left). Operation as a rectifier extends to a few GHz (right). Output responses to alternating current inputs at various frequencies, and measurements and simulations of the S-parameters appear in Figure S6 and S7. Figure 2c illustrates the dissolution kinetics of similar diodes fabricated on a glass substrate, encapsulated by a uniform layer of MgO (~500 nm thickness), and partially immersed in deionized (DI) water at room temperature. The measured electrical properties indicate stable operation for ~4 hours, followed by rapid degradation in ~45 minutes. The first stage of this kinetics depends on dissolution of the MgO encapsulant and/or permeation through it; the second depends mainly on hydrolysis of the Mg electrodes. The thickness of the MgO can be selected to define the first time scale, in a way that does not affect device performance. Other encapsulating materials can be considered for times that extend beyond those practically accessible with MgO.[12]
RF transistors enable active functionality. To demonstrate possibilities in transient RF, we constructed three-stage complementary metal-oxide-semiconductor (CMOS) ring oscillators using transient n-channel and p-channel metal-oxide-semiconductor field-effect transistors (MOSFETs) based on Si NMs, with Mg (~250 nm) for source, drain, gate contacts and interconnects, and MgO (~80 nm) for the gate dielectrics. Figure 3a provides an illustration and a schematic circuit diagram. To enable both n- and p-channel MOSFETs in a single Si NM, high temperature diffusion procedures create lightly doped p-wells (p’), and highly doped source and drain contacts for each MOSFET (n”, p”). Source and drain electrodes formed next to the p-wells define p-channel MOSFETs. Heavily doped regions for source and drain regions inside the p-wells enable contacts for n-channel MOSFETs. See details in experimental section.) Figure 3b and 3c represent transfer curves and full current-voltage characteristics measured from p-channel and n-channel devices, respectively. Optical microscope images appear in the insets. In both types of MOSFETs, the on/off current ratios (Ion/Ioff) are ~105. The mobilities are ~70 cm2/V·s and ~350 cm2/V·s, for the p- and n-channel cases, respectively. Measurements on a typical CMOS inverter appear in Figure 3d; the gain and threshold voltage (Vth) are ~60 and ~1 V, respectively. The negative threshold voltage of the inverters results mainly from the high negative threshold voltage (~5 V) of the p-channel MOSFETs. Figure 3e shows time-domain output voltage characteristics of a ring oscillator. The operating frequency can be adjusted, up to ~4.1 MHz, with applied bias, 10 V (black), 15 V (red), 20 V (blue). Theoretically, this frequency is inversely proportional to the number of stages (N) and linearly proportional to the applied voltage (Vdd). In the absence of other factors, the relative slope is expected to be approximately 1. Deviations from this behavior suggest some non-idealities, likely due to propagation delays and parasitic capacitances.[13,14]

The various transient RF electronic devices described previously can be integrated together for higher levels of functionality. A transient wireless RF power scavenger circuit provides a good example (Figure 4). The circuit contains an RF antenna, an inductor, six capacitors, a resistor and eight diodes, as shown in Figure 4a-b. A circuit diagram appears in Figure 4c. In this case, a thin layer of polyimide provides mechanical support to facilitate transfer of the entire, interconnected system (except for the antenna) to silk at improved yields. Connecting the input of the system to an RF function generator and the output to a commercial LED indicates effective rectification, over a frequency range from 10 kHz to 950 MHz (Figure 4d). Additional data appear in Figure S7e. By connecting the circuit to a Mg antenna designed for operation at 950 MHz, the system can wirelessly harvest energy from an RF transmitter, to turn on a LED at a distance of ~2 meters, as shown in Figure 4e. The power received by the antenna is approximately 17.3 dBm (54 mW) and the LED consumes a power of 8.5 mW. The resulting power conversion efficiency (PCE) is determined to be ~8 dB (15.7%). This value is somewhat smaller than those of commercial bridge rectifiers, which range from 26.5% to 37%, due to their use of optimized fabrication processes and materials.[15–17] Systems based on half-wave rectification circuits can also power LEDs, but with reduced efficiencies compared to the case of the full-wave rectifier (Figure S8). Circuits designed to enable integration with Si CMOS ring oscillators powered by scavenging circuits appear in Figure S9. In all examples, the electronic materials are water-soluble/biodegradable. Figure 4f shows a set of images collected at different times during dissolution. The entire power scavenger initially disintegrates in DI water at room temperature due to dissolution of the silk substrate; subsequently,
conditions. Under such conditions, thermal SiO₂ dissolves at rates that are much slower than those at physiological pH levels. At these neutral pH levels, the Si and the low temperature SiO₂ transfer printing onto a carrier wafer coated with poly (methylmethacrylate) (PMMA, ~100 nm; sacrificial) and polyimide (PI, ~1.2 μm; cured at 250 °C for 1 hour in a glove box). Active device regions were isolated by RIE with SF₆ gas. The first layer of electrodes/interconnects was defined by lift-off using LOR 20B (Microchem, USA) and AZ 5214 photoresists, with Mg serving as top electrodes for capacitors (~100 nm) and planar spiral coils for inductors (~3 μm). In all cases, high resolution stencil masks made of polyimide (PI) films (Kapton, 12.5 μm, Dupont, USA) were used to pattern the Mg and MgO.

**Experimental Section**

Fabrication of transient passive components (capacitors and inductors): Mg electrodes (~200 nm) for bottom contacts (capacitors) and crossovers (inductors) were formed by electron beam evaporation on a silk substrate. Deposition of MgO (~900 nm) defined interlayer dielectrics. Another layer of Mg served as top electrodes for capacitors (~1 μm) and planar spiral coils for inductors (~3 μm). In all cases, high resolution stencil masks made of polyimide (PI) films (Kapton, 12.5 μm, Dupont, USA) were used to pattern the Mg and MgO.

Fabrication of transient Si CMOS ring oscillators: Three different doping procedures were performed on an n-type SOI wafer (SOITEC, France). Boron doping at 550 °C using spin-on dopant (SOD, Filmtronics, USA) defined lightly doped areas for source and drain contacts for p-type transistors. Phosphorus doping at 950 °C defined highly doped areas for source and drain contacts for n-type transistors. These doped silicon nanomembranes (Si NMs) were isolated by reactive ion etching (RIE; Plasmatherm) with sulfur hexafluoride (SF₆) gas. To release the Si NMs from the SOI, the buried oxide was partially removed using wet etching with hydrofluoric acid (HF, 49% electronic grade, ScienceLab, USA). Next, patterning a layer of photoresist (AZ 5214) formed structures that anchored the Si NMs to the underlying wafer during a second etching step to complete the removal of the buried oxide. Individual Si NMs formed by this procedure were transfer printed onto a temporary “carrier” substrate coated with a layer of silk. Gate dielectrics (MgO, ~80 nm), as well as electrodes and interconnects (Mg, ~300 nm) were deposited by electron-beam evaporation through fine-line stencil masks.

Fabrication of transient RF power scavenger systems: High temperature diffusion doping of boron at ~1050 °C and phosphorous at ~950 °C using spin-on dopant established desired patterns of doping in the top silicon layer of a silicon-on-insulator (SOI, SOITEC, France) substrate. Thermally grown oxide (~1100 °C) served as the doping mask. Removal of the buried oxide layer (~1 μm) with HF, released doped Si NMs (thickness ~300 nm, p-type), for transfer printing onto a carrier wafer coated with poly (methylmethacrylate) (PMMA, ~100 nm; sacrificial) and polyimide (PI, ~1.2 μm; cured at 250 °C for 1 hour in a glove box). Active device regions were isolated by RIE with SF₆ gas. The first layer of electrodes/interconnects was defined by lift-off using LOR 208 (Microchem, USA) and AZ 5214 photoresists, with Mg (150 nm) deposited by electron beam evaporation. A 900 nm thick layer of SiO₂ was deposited by low temperature plasma-enhanced chemical vapor deposition (PECVD). Openings to the contacts were formed by deposition of MgO (~1 μm) by electron-beam evaporation through fine-line stencil masks. Deposition of MgO (~100 nm) defined interlayer dielectrics. Another layer of Mg served as top electrodes for capacitors (~1 μm) and planar spiral coils for inductors (~3 μm). In all cases, high resolution stencil masks made of polyimide (PI) films (Kapton, 12.5 μm, Dupont, USA) were used to pattern the Mg and MgO.

In summary, the materials, device designs and manufacturing strategies described here provide a baseline of the remaining materials reactivity. A thick layer of Mg (~3 μm) requires some days to dissolve. At these neutral pH levels, the Si and the low temperature SiO₂ formed by plasma-enhanced chemical-vapor deposition (PECVD) dissolve at rates that are much slower than those at physiological conditions.[12] Under such conditions, thermal SiO₂ dissolves at rates that are negligibly small.

In summary, the materials, device designs and manufacturing strategies described here provide a baseline of the remaining materials reactivity. A thick layer of Mg (~3 μm) requires some days to dissolve. At these neutral pH levels, the Si and the low temperature SiO₂ formed by plasma-enhanced chemical-vapor deposition (PECVD) dissolve at rates that are much slower than those at physiological conditions.[12] Under such conditions, thermal SiO₂ dissolves at rates that are negligibly small.

In summary, the materials, device designs and manufacturing strategies described here provide a baseline of the remaining materials reactivity. A thick layer of Mg (~3 μm) requires some days to dissolve. At these neutral pH levels, the Si and the low temperature SiO₂ formed by plasma-enhanced chemical-vapor deposition (PECVD) dissolve at rates that are much slower than those at physiological conditions.[12] Under such conditions, thermal SiO₂ dissolves at rates that are negligibly small.

In summary, the materials, device designs and manufacturing strategies described here provide a baseline of the remaining materials reactivity. A thick layer of Mg (~3 μm) requires some days to dissolve. At these neutral pH levels, the Si and the low temperature SiO₂ formed by plasma-enhanced chemical-vapor deposition (PECVD) dissolve at rates that are much slower than those at physiological conditions.[12] Under such conditions, thermal SiO₂ dissolves at rates that are negligibly small.
buffered oxide etching (BOE, 6:1, Transene company, USA) of the SiO$_2$. Photolithography (AZ nLOF 2070, Microchem, USA) and liftoff with a thick film of Mg ($\sim 3 \mu m$) defined the second layer of electrodes/interconnects. Next, an oxygen RIE (March) step created an open mesh pattern in the PI to allow removal of the PMMA by immersion in acetone. Entire devices released in this manner were then transfer printed onto a film of silk.

**RF electrical characterizations**: Each passive component was measured for scattering (S-) parameters using an Agilent E8364A performance network analyzer. An external DC power supply was applied to the diodes using a bias-tee during testing. The measurement setup was calibrated to the probe tips using a standard Short-Open-Load-Thru (SOLT) on-wafer probing kit for a frequency range of 45 MHz—20 GHz. Agilent Advanced Design System (ADS) was used to extract device model parameters from the respective equivalent circuits. The antennas were connected to SubMiniature - A (SMA) connectors with silver epoxy. Their impedance characteristics were measured using an Agilent 5062A network analyzer with 1-port Open-Short-Load calibration.

**Supporting Information**

Supporting Information is available from the Wiley Online Library or from the author.
Acknowledgements

S.-W. H. and X. H. contributed equally to this work. This material is based upon work supported by the Defense Advanced Research Projects Agency. J.-H. Seo and Z. Ma are supported by AFOSR MURI under grant FA9550-08-1-0337.

Received: February 27, 2013
Published online:

Materials and Fabrication Processes for Transient and Bioresorbable High-Performance Electronics

Suk-Won Hwang, Dae-Hyeong Kim, Hu Tao, Tae-il Kim, Stanley Kim, Ki Jun Yu, Bruce Panilaitis, Jae-Woong Jeong, Jun-Kyul Song, Fiorenzo G. Omenetto, and John. A. Rogers*

Materials and fabrication procedures are described for bioresorbable transistors and simple integrated circuits, in which the key processing steps occur on silicon wafer substrates, in schemes compatible with methods used in conventional microelectronics. The approach relies on an unusual type of silicon on insulator wafer to yield devices that exploit ultrathin sheets of monocrystalline silicon for the semiconductor, thin films of magnesium for the electrodes and interconnects, silicon dioxide and magnesium oxide for the dielectrics, and silk for the substrates. A range of component examples with detailed measurements of their electrical characteristics and dissolution properties illustrate the capabilities. In vivo toxicity tests demonstrate biocompatibility in sub-dermal implants. The results have significance for broad classes of water-soluble, "transient" electronic devices.
materials and schemes that bypass constraints associated with these two previous directions.\cite{16} The result is a fully resorbable, high performance class of electronics, where ultrathin sheets of semiconductor-grade monocrystalline silicon (i.e., silicon nanomembranes, or Si-NMs) serve as the active materials, inorganic dielectrics (e.g., MgO, SiO$_2$) and conventional metals (e.g., Mg) provide the other electronic functions, and silk forms the substrate and encapsulation layers. Enabled devices encompass nearly all of the key building blocks for integrated circuits, ranging from metal-oxide semiconductor field-effect transistors (MOSFETs) to pn junction diodes, resistors, inductors and capacitors. Additional demonstrated components include solar cells, photodetectors, strain and temperature gauges, inductive power delivery systems and others. Although initially conceived for bioresorbable devices and demonstrated in programable non-antibiotic bacteriocidal appliqués, this same technology can be more generally considered as a physically transient form of electronics, capable of disappearing via controlled physical or chemical change with well-defined rates. Non-biological applications include environmental sensors that avoid the need for recovery and collection after use, and consumer devices that minimize costly and hazardous disposal procedures.

A disadvantage of the original embodiment of this class of transient electronics is that many of the fabrication steps occurred on a transient substrate (e.g., silk), thereby constraining significantly the temperatures, lithographic techniques, solvents and other aspects of the processing. These limitations prevent the use of manufacturing techniques that serve as the basis for high volume, low cost production of commercial silicon integrated circuits. The work described here establishes a silicon wafer-based strategy to fully formed transient circuit components and circuits, in configurations that allow their subsequent, and separate, integration with transient substrates and packaging materials. The results are important because they have the potential to enable realistic manufacturing strategies for transient electronics, in which only modest modifications to microelectronic fabrication facilities are needed. The concepts rely on the combined use of a specialized type of silicon on insulator (SOI) wafer and the techniques of transfer printing. The resulting devices involve constituent materials that all have some solubility in water: silicon, silicon dioxide, magnesium oxide, magnesium and silk. The following describes the concepts and demonstrates their use in fabrication of various electronic components and simple logic gates, with studies of their transient behaviors both through in vitro investigations of the kinetics and in vivo evaluations of biocompatibility and resorption.

2. Results and Discussion

The overall scheme involves complete fabrication of circuits and/or circuit components in transient materials on a silicon wafer, followed by their controlled release and subsequent integration onto a transient substrate via transfer printing. Figure 1 presents exploded-view schematic illustrations and
optical micrographs of a representative system composed of a large-scale array of transient n-channel monocrystalline silicon metal-oxide field-effect transistors (MOSFETs), undercut etched from a SOI (111) wafer on which they were formed (Figure 1a) and after their transfer to a thin sheet of silk as a substrate (Figure 1b). The SOI wafer consists of ultrathin top layer of Si (p-type, ≈100 nm) with (100) orientation for the active regions of the devices, a buried oxide layer (≈1 μm) and supporting wafer with (111) orientation. The orientation of the wafer plays a critical role in the release of devices from its surface, as described in the following. Fabrication begins with high temperature, patterned doping (phosphorous at ≈950 °C) of the top Si to define the channel regions and contacts for the MOSFETs. Patterned etching of the silicon creates isolated regions for each of the devices. A coating of SiO₂ (≈100 nm) deposited by plasma-enhanced chemical-vapor deposition (PECVD) at 250 °C forms the gate dielectric. Etching in buffered oxide etchant (BOE, 6:1, Transene Company, USA) creates windows for source and drain contacts. Depositing Mg (≈200 nm) by electron beam evaporation yields source, drain and gate electrodes aligned to the contacts and channel areas (Supporting Information Figure S1a). Sequential PECVD steps define encapsulation layers of SiO₂ (≈100 nm thick; patterned to expose the source, drain, and gate contacts) and Si₃N₄ (≈400 nm thick; uniform across the entire area). Deep etching through a hard mask of Cr/Au (10/200 nm) establish trenches between the devices, down to a depth of ≈1.5 μm into the (111) silicon supporting wafer (Supporting Information Figure S1b). Anisotropic wet etching of the underlying (111) silicon with tetramethylammonium hydroxide (TMAH, 25 wt% in H₂O, Sigma-Aldrich, USA; 30 min at 100 °C) leaves free-standing MOSFETs tethered to the wafer at their ends by bridging films of the buried oxide (Supporting Information Figure S1c). Cross-sectional images in Supporting Information Figure S1d illustrate that the undercut proceeds in the (110) direction, along the surface of the wafer, to allow efficient release. Details appear in Supporting Information Figure S2. Free-standing MOSFETs created in this manner have total thicknesses of <2 μm, including the buried oxide layer (≈1 μm). Because the SOI substrates and processing conditions are compatible with state-of-the-art commercial microelectronics fabrication facilities, dramatic reductions in the thicknesses and lateral dimensions are possible.

Figure 1b illustrates an array of such MOSFETs after release from the SOI substrate and integration onto a film of silk, using the techniques of transfer printing.¹⁷ A reactive ion etching (RIE; SF₆) step removes the Si₃N₄ after transfer. The buried SiO₂ and top coating of PECVD SiO₂ physically isolate the devices from their surroundings, thereby enabling performance that is nearly independent of substrate or subsequent encapsulating material. This versatility is important, particularly in an area such as transient electronics where choices of constituent materials can be highly unusual compared to those with proven utility in conventional electronics. Figure 1c demonstrates that these types of MOSFETs can be fabricated and transferred over large areas, with high yields.

Figure 2 provides a set of images collected during dissolution of a system like that illustrated in Figure 1c, at various times after immersion in deionized (DI) water at room temperature. Here, the silk rapidly dissolves within two minutes, thereby leading to disintegration of the array into individual devices. The rate of dissolution of silk can be controlled over a wide range.¹⁸,¹⁹ Each component then gradually disappears in a manner defined by the dissolution rates of the various constituent materials.¹⁶ Hydrolysis consumes the Mg in several hours (Mg + 2H₂O → Mg(OH)₂ + H₂). Dissolution of PECVD SiO₂ and Si in PBS solution (pH 7.4) at room temperature occurs over a timescale of weeks (SiO₂ + 2H₂O → Si(OH)₄; Si + 4H₂O → Si(OH)₄ + 2H₂); the thermal oxide takes considerably longer. In all of the materials, the rates for complete disappearance depend strongly on temperature, pH, layer thicknesses and morphology.

The overall fabrication process accommodates not only individual MOSFETs, but also logic gates and small-scale integrated circuits. Figure 3a shows an array of inverters, with a magnified optical micrograph and a circuit diagram. Each inverter consists of a load and an input transistor with channel lengths and widths of ≈20 μm and ≈10 μm, and ≈10 μm and ≈40 μm, respectively. The fabrication procedures (Figure 3b) are similar to those described previously, including device isolation (top left), metallization (Mg evaporation, top middle), trench etching (bottom left), anisotropic undercut release (bottom right). A scanning electron microscope (SEM) image and a top view optical microscopy image appear in the bottom middle and top right frames, respectively. Supporting Information Figure S3 summarizes additional details. Electrical measurements on typical n-channel MOSFETs (channel length and width, Lch ≈10 μm, W = 40 μm) indicate on/off ratios of >10⁸, saturation and linear regime mobilities of ≈530 cm²/V s and ≈650 cm²/V s, respectively (Figure 3c). Current-voltage
When both input voltages are at 0 V, the output voltage is approximately 2.67 V for the NAND gate and 0.07 V for the NOR gate. For the NOR gate, output voltages reach the “1” state when both input voltages are at 0 V, and output voltages for the “0” state and “1” state are approximately 0.06 V and 2.7 V, respectively.

Inverters left in a released state on the SOI wafer allow for close examination of the dissolution processes. The image and schematic illustration in Figure 4 provide detailed information on the device structure and material components: Mg (~200 nm) for the electrodes, Si (~100 nm) for the active layer, and SiO₂ (~100 nm) for the gate and interlayer dielectrics. Upon immersion in phosphate buffered saline (PBS, pH 7.4, Sigma-Aldrich, USA) solution at physiological temperature (37 °C), the various components of the device begin to dissolve, beginning with Mg, which undergoes reactive dissolution (i.e., hydrolysis) to Mg(OH)₂ during the first 10 h. Although PECVD SiO₂ (~100 nm, interlayer dielectrics) encapsulates most of the Mg electrodes, after the exposed Mg at the contacts (source, drain, and gate) dissolves, the solution is able to undercut the Mg that lies
characteristics of MOSFETs and inverters encapsulated by MgO (≈800 nm) as a function of time of immersion in DI water at room temperature. The measured transfer curves (at a drain voltage $V_d = 0.1$ V) and drain currents ($V_d = 0.1$ V, and at a gate voltage $V_g = 5$ V) in Figure 5a indicate that the device properties are stable (i.e., time invariant) for the first ≈8 h before they degrade quickly over the next ≈45 min. The calculated mobility appears in Supporting Information Figure S6. A typical inverter, with key characteristics summarized in Figure 5b, shows similar behavior: stable properties for the first ≈7 h followed by rapid degradation within ≈50 min. Both cases exhibit two different stages in the transient behavior: i) stable operation for a time defined by removal of the transient encapsulation layer and ii) functional degradation with a timescale set by dissolution of the transient active materials. Tuning and programming of transience behavior using this strategy and more complex variants of it provide many options in design. \[16\]

Animal studies to examine biocompatibility were conducted by implanting a representative device in a Balb/c mouse in accordance with institutional IACUC-approved protocols as shown in Figure 6. In this example, the implant consisted of an array of resorbable transistors fabricated on a ≈5 mm × 5 mm silk film, sterilized by ethylene oxide and then inserted subcutaneously through an incision on the back of the mouse (Figure 6a, left). Here, the silk was treated in a manner that beneath the SiO$_2$. This etching induces cracks in the SiO$_2$ that start from the edges and propagate to the center regions. This type of disintegration accelerates the overall rate of disappearance of the PECVD SiO$_2$. After these top two layers mostly disappear, the SiO$_2$ gate dielectric (≈100 nm) begins to dissolve, reaching completion in two weeks or so. Over the next several weeks, the Si dissolves to form Si(OH)$_4$, with completion of this process in under 4 weeks. Consistent with previous reports of conventional aqueous etching approaches for silicon,\[21\] the detailed rates can depend strongly on dopant type and concentration, on temperature, and on composition of the bath. The results shown here are for silicon derived directly from the SOI substrates, without additional doping. After disappearance of silicon, only the thermally grown buried oxide (≈1 μm) remains, with dissolution rates that are many times slower than any of the other materials. A similar time sequence of images of interconnected arrays of logic gates on silk substrate appears in Supporting Information Figure S5.

Control over the kinetics of this transience behavior, and in particular of the effects on electrical properties, is an important aspect of any practical design. The most straightforward strategies involve patterned or uniform encapsulation layers, with thicknesses and compositions selected to define desired timescales for penetration of solution into the active regions. Figure 5 shows, as an example, changes in electrical characteristics of MOSFETs and inverters encapsulated by MgO (≈800 nm) as a function of time of immersion in DI water at room temperature. The measured transfer curves (at a drain voltage $V_d = 0.1$ V) and drain currents ($V_d = 0.1$ V, and at a gate voltage $V_g = 5$ V) in Figure 5a indicate that the device properties are stable (i.e., time invariant) for the first ≈8 h before they degrade quickly over the next ≈45 min. The calculated mobility appears in Supporting Information Figure S6. A typical inverter, with key characteristics summarized in Figure 5b, shows similar behavior: stable properties for the first ≈7 h followed by rapid degradation within ≈50 min. Both cases exhibit two different stages in the transient behavior: i) stable operation for a time defined by removal of the transient encapsulation layer and ii) functional degradation with a timescale set by dissolution of the transient active materials. Tuning and programming of transience behavior using this strategy and more complex variants of it provide many options in design.\[16\]
leads to slow dissolution, thereby facilitating examination of the characteristics of device resorption. The end of the functional life of the system is defined by disappearance of the encapsulation characteristics (left), and output voltages at $V_g = -2$ V and gain (right) measured during dissolution. The device operation is stable for $\approx 7$ h, followed by rapid degradation in $\approx 50$ min.

**3. Conclusions**

The concepts, materials and fabrication techniques reported here provide a wafer-based approach to transient electronics, in which a set of foundry-compatible processing steps creates arrays of transistors, logic gates and potentially other components made of transient materials on a host wafer. The resulting device configurations are well suited for transfer printing onto transient substrates. Various examples illustrate the feasibility of this approach, and the levels of performance that can be achieved. These ideas have the potential to accelerate the translation of biodegradable electronic implants and other classes of devices enabled by transient circuits, sensors and/or actuators, into realistic, practical technologies. Different applications demand different functional lifetimes. The wide range of relevant timescales creates many opportunities for future work on materials, devices and packaging designs.

**4. Experimental Section**

**Wafer-Based Fabrication of Fully Formed Transient Electronic Devices:** The fabrication began with custom silicon-on-insulator (SOI, Silicon Quest Inc., USA) wafers with a top silicon (100) layer ($\approx 2$ µm thick, p-type 10–20 Ω·cm), a buried layer of silicon dioxide ($\approx 1$ µm thick) and a Si (1 1 1) supporting substrate. Repetitive cycles of dry oxidation at 1100 °C followed by wet chemical etching in hydrofluoric acid reduced the thickness of the top silicon layer to $\approx 100$ nm. Patterned doping with phosphorous at $\approx 950$ °C using a spin-on dopant (SOD, Filmtronics, USA) defined regions for source and drain contacts. Isolated areas of silicon were defined by patterned reactive ion etching (RIE, Plasmatherm, USA) with sulfur hexafluoride (SF$_6$) gas for $\approx 1$ min. A thin layer of SiO$_2$ (100 nm) deposited by plasma-enhanced chemical vapor deposition (PECVD) served as the gate dielectric. Patterned wet-etching of this layer with buffered oxide etchant (BOE, 6:1, Transcene company, USA) opened windows for source and drain contacts. Photolithography and liftoff formed Mg electrodes ($\approx 200$ nm) for source, drain and gate contacts. An additional layer of PECVD SiO$_2$ (100 nm) served as an encapsulant, with openings to the contacts formed by immersion in BOE. A 400 nm thick, unpatterned layer of Si$_3$N$_4$ deposited by PECVD passivated the entire area of the devices. A bilayer of Cr/Au (10/150 nm) deposited by electron beam evaporation provided a hard mask for deep trench etching by RIE down to the underlying Si (1 1 1) wafer through the buried oxide. These processed substrates were then submerged in tetramethyl ammonium hydroxide (TMAH, 25 wt% in H$_2$O, Sigma-Aldrich, USA) for 30 min at 100 °C for anisotropic undercut etching of the wafer. Removal of the metal hard mask followed this etching. Next, the devices were transfer printed to a spin cast film of silk, and the passivation layer of Si$_3$N$_4$ was removed by RIE. In the case of logic gates, such as NAND and NOR gates, interconnection traces of Mg were deposited through fine-line stencil masks (Kapton, 12.5 µm, Dupont; USA).

**Figure 5.** Study of the change in electrical properties of transient devices measured at various times during dissolution. a) Electrical properties of a representative n-type MOSFET encapsulated with MgO ($\approx 800$ nm) measured at various times during immersion in DI water at room temperature. The linear scale transfer curves (left), and drain current ($V_d = 0.1$ V, $V_g = 5$ V) show that the properties are invariant for $\approx 8$ h. Afterward, the performance degrades completely within $\approx 1$ h. b) Measured characteristics of an n-channel inverter encapsulated with MgO ($\approx 800$ nm) at different times in DI water at room temperature. Voltage transfer characteristics (left), and output voltages at $V_g = -2$ V and gain (right) measured during dissolution. The device operation is stable for $\approx 7$ h, followed by rapid degradation in $\approx 50$ min.

**Figure 6.** In vivo evaluation of biocompatibility. a) Image of the subcutaneous implantation of a representative device, consisting of an array of transistors on a sheet of silk, in the dorsal region of a BALB/c mouse. b) Image of the implant site after 2 weeks, showing that the implant integrated into the surrounding tissues with no signs of the transistors. c) Histological examination of the tissue surrounding the implant site reveals no inflammatory response.
Dissolution Experiments: To observe dissolution of the constituent materials (Si, SiO₂, and Mg), a collection of undercut etched inverters on SOI were immersed in phosphate buffered saline (PBS, pH 7.4, Sigma-aldrich, USA) solution at 37 °C. Optical microscope images revealed the various stages of dissolution over the course of 4 weeks. Most of the Mg electrodes (~200nm) react with water to form Mg(OH)₂ within 12 h; any residual remaining Mg dissipated completely in 36 h. The exposed regions of Mg dissolved first, followed by undercut dissolution of those regions of Mg that lie beneath PECVD SiO₂. Simultaneously, the SiO₂ (~100nm, interlayer dielectrics) also began to dissolve to form Si(OH)₄. Due to the elimination of the underlying Mg, much of this SiO₂ disintegrated into tiny pieces (not visible directly), thereby accelerating the elimination of this layer. The dissolution of the Si occurred at the same time. Dissappearance of all materials except for the buried oxide (SiO₂, 1 μm) was complete within 4 weeks. Previous studies indicate that oxides grown at high temperatures have slow dissolution rates due to their morphology/density.[22]

Monitoring of electrical properties during dissolution was performed using transistors and inverters encapsulated by a uniform layer of MgO (800 nm). These devices were completely immersed in DI water, but configured with external probing pads to enable continuous measurement. Experimental results illustrate two-stage dissolution kinetics: stable device operation, without changes in electrical characteristics, followed by comparatively fast degradation in key performance parameters. The duration of the first stage depends on the rate of dissolution of the encapsulation materials and/or penetration of water through them. The second stage is determined, primarily, by relatively fast dissolution of the Mg electrodes.

Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements

S.-W. H. and D.-H. K. contributed equally to this work. This material is based upon work supported by the Defense Advanced Research Projects Agency.

Received: January 11, 2013
Published online: April 11, 2013