EXAMINATION OF MULTI-CORE ARCHITECTURES

November 2010

INTERIM TECHNICAL REPORT

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.

STINFO COPY

AIR FORCE RESEARCH LABORATORY
INFORMATION DIRECTORATE

■ AIR FORCE MATERIEL COMMAND ■ UNITED STATES AIR FORCE ■ ROME, NY 13441
NOTICE AND SIGNATURE PAGE

Using Government drawings, specifications, or other data included in this document for any purpose other than Government procurement does not in any way obligate the U.S. Government. The fact that the Government formulated or supplied the drawings, specifications, or other data does not license the holder or any other person or corporation; or convey any rights or permission to manufacture, use, or sell any patented invention that may relate to them.

This report was cleared for public release by the 88th ABW, Wright-Patterson AFB Public Affairs Office and is available to the general public, including foreign nationals. Copies may be obtained from the Defense Technical Information Center (DTIC) (http://www.dtic.mil).

AFRL-RI-RS-TR-2010-195 HAS BEEN REVIEWED AND IS APPROVED FOR PUBLICATION IN ACCORDANCE WITH ASSIGNED DISTRIBUTION STATEMENT.

FOR THE DIRECTOR:

/s/
JOSEPH A. CAROLI
Branch Chief

/s/
EDWARD J. JONES, Deputy Chief
Advanced Computing Division
Information Directorate

This report is published in the interest of scientific and technical information exchange, and its publication does not constitute the Government’s approval or disapproval of its ideas or findings.
**ABSTRACT**
This multi-task research effort is designed to determine the applicability of various multi-core architectures to USAF warfighter needs. Furthermore, the resulting advancements in the area of high performance computing will benefit the mission areas of the Air Force Research Lab Information Directorate. This effort is broken down into four tasks; the first three tasks include investigating multi-core architectures, benchmarking and performance analysis techniques, and warfighter needs. The final task of the effort combines results from previous tasks and is the design and implementation of an experiment that will compare and contrast multi-core architectures based on their strengths, weaknesses, and applicability to US Air Force C4ISR needs. While there are a great number of multi-core architectures on the market, the first task of the effort aimed specifically at investigating architectures. The system specifications that were examined include the architecture design and performance specifications. For the architectures that were examined, the corresponding software development environment was also examined in greater detail; determining characteristics such as tool chains, programming models, and libraries. This technical memorandum serves as a point of reference for information on various multi-core architectures. The research for this report was done as part of an associated support task, JON HPCCINH1, under the RIDER project.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Content</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>PROBLEM STATEMENT</td>
<td>1</td>
</tr>
<tr>
<td>2.0</td>
<td>BACKGROUND</td>
<td>1</td>
</tr>
<tr>
<td>3.0</td>
<td>ARCHITECTURE CHARACTERISTICS</td>
<td>3</td>
</tr>
<tr>
<td>3.1</td>
<td>NVIDIA Tesla</td>
<td>3</td>
</tr>
<tr>
<td>3.2</td>
<td>TILE64</td>
<td>4</td>
</tr>
<tr>
<td>3.3</td>
<td>Cell Broadband Engine</td>
<td>5</td>
</tr>
<tr>
<td>3.4</td>
<td>Tera-Op Reliable Intelligently Adaptive Processing System (TRIPS)</td>
<td>6</td>
</tr>
<tr>
<td>3.5</td>
<td>Intel</td>
<td>6</td>
</tr>
<tr>
<td>4.0</td>
<td>SOFTWARE DEVELOPMENT ENVIRONMENT</td>
<td>7</td>
</tr>
<tr>
<td>4.1</td>
<td>OpenCL</td>
<td>8</td>
</tr>
<tr>
<td>4.2</td>
<td>CUDA</td>
<td>8</td>
</tr>
<tr>
<td>4.3</td>
<td>Tilera MDE</td>
<td>8</td>
</tr>
<tr>
<td>4.4</td>
<td>TRIPS SDK</td>
<td>9</td>
</tr>
<tr>
<td>4.5</td>
<td>IBM SDK</td>
<td>9</td>
</tr>
<tr>
<td>5.0</td>
<td>SUMMARY</td>
<td>10</td>
</tr>
<tr>
<td>6.0</td>
<td>REFERENCES</td>
<td>11</td>
</tr>
<tr>
<td>7.0</td>
<td>APPENDIX</td>
<td>13</td>
</tr>
</tbody>
</table>
# LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Tesla Architecture</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>TILE64 Architecture</td>
<td>4</td>
</tr>
<tr>
<td>3</td>
<td>Single Tile Architecture</td>
<td>4</td>
</tr>
<tr>
<td>4</td>
<td>STI Cell Broadband Engine Architecture</td>
<td>5</td>
</tr>
<tr>
<td>5</td>
<td>TRIPS Architecture</td>
<td>6</td>
</tr>
<tr>
<td>6</td>
<td>Intel Corei7 Chip</td>
<td>6</td>
</tr>
</tbody>
</table>
1.0 PROBLEM STATEMENT

The Air Force Research Laboratory Information Directorate has procured and installed a variety of multi-core architectures that will potentially enhance high performance computing needs of the US Air Force. In order to determine what military benefits may come from the application of high performance computing technology, it is essential to adequately understand multi-core architectures in greater detail. A survey was conducted to thoroughly assess the performance capabilities and intended applications of these architectures.

2.0 BACKGROUND

In what has become known as “Moore’s Law,” Intel co-founder Gordon Moore predicted in 1965 that there would be an exponential growth in the number of transistors per circuit in microprocessor technology, approximately doubling every 24 months [1]. This growth in the number of transistors thereby leads to exponential growth in the performance of processors. Directly correlating to Moore’s Law, advancements in computer technology have driven the need for processors with greater speed, power, and overall performance. While Moore’s prediction has proved to be correct, several flaws exist with the method of exponentially increasing the number of transistors on a chip. One flaw is that processing speed is increasing at a much greater rate than memory speed, leading to increased memory latency. This is referred to as the memory wall [2]. For example, in the late 1980’s to 1990’s there were six to eight clocks per cycle required for memory access; current processors require over 200 clocks per cycle [1]. Another setback with increasing the number of transistors on a chip is the size of the transistor must significantly decrease in order to increase the number of transistors present. Respectively, the gate on the transistor that is responsible for switching the electricity on and off gets thinner, resulting in a decreased ability to block electron flow. Therefore, electricity is constantly being used and power is being wasted [3]. This is an example of the “power wall,” another performance problem regarding the excessive consumption of power [2]. This is the most prevalent problem which arises when the number of transistors on a chip increases, as there is a great increase in power density because every transistor requires power and generates heat [1]. Increasing the clock speed with the increased number of transistors is another cause of the increased power density. When the clock speed is increased the transistors switch faster and in turn use more power and create more heat [3]. Dissipation of the heat that is generated becomes a significant challenge. An additional problem encountered with single core processors is the “instruction-level parallelism wall” [2]. Instruction-level parallelism requires future instructions be determined prior to the completion or success of current instructions. Also, instruction-level parallelism requires additional safeguarding for instructions that are executed out of order [2].
To alleviate these problems, there has been a paradigm shift towards increasing the number of cores on a chip. The advantages of increasing the number of cores on a chip include: multiple cores can share components, perform a greater amount of work in a clock cycle, use less power, and have greater efficiency in multiple task processing. While single core chips have to assign time to work on individual programs, in turn causing errors and slow downs, multi-core processors are able to manage more work in parallel [1, 2]. In addition, doing more work per clock cycle allows the processor to run at a lower frequency, addressing the issue of power consumption and heat production [2]. With the development of multi-core processors comes the need for development of multithreaded software that can break up the applications and divide the work between cores using thread-level parallelism [1, 2]. Since the switch to increasing the number of cores rather than the number of transistors has been made, a vast number of multi-core processors have been developed to encompass a wide variety of performance characteristics.

While there exists a great many multi-core architectures, ranging from two to hundreds of cores on a chip, only a small portion of architectures were examined. There are several targeted applications for multi-core processors including general desktop computing, embedded computing, and high performance computing (HPC). The multi-core processors found in desktop computers have generally two to six identical cores and are not overly power efficient. Multicore processors used for embedded computing also have identical cores, but are designed with power consumption as a primary consideration, as they run on battery power. Finally, those multi-core processors which are used for high performance computing applications generally use many more cores than the desktop multi-core processors – up to 100 times as many cores [4].

Table 1 – Representative List of Multi-Core Architectures by Application Domain [4]

<table>
<thead>
<tr>
<th>General Purpose</th>
<th>HPC</th>
<th>Embedded</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMD Phenom</td>
<td>AMD Radeon</td>
<td>ARM Cortex</td>
</tr>
<tr>
<td>Intel Core i7</td>
<td>Nvidia G200</td>
<td>XMOS XSI-G4</td>
</tr>
<tr>
<td>Sun Niagra</td>
<td>Intel Larrabee</td>
<td>Tensilica Xtensa</td>
</tr>
<tr>
<td>Intel Atom</td>
<td>IBM Cell</td>
<td>Tilera</td>
</tr>
<tr>
<td>TRIPS</td>
<td>Microsoft Xenon</td>
<td></td>
</tr>
</tbody>
</table>
3.0 ARCHITECTURE CHARACTERISTICS

A literature survey was conducted to examine parameters such as number of cores, clock speed, and memory characteristics and ultimately determined the relative strengths and weaknesses of a chosen set of architectures. In addition, the on-chip set up of the architectures was also examined. The table in Appendix A summarizes the performance parameters for these architectures. Below is a more detailed overview of each architecture.

3.1 NVIDIA Tesla

NVIDIA's Tesla graphical processing unit (GPU), shown in Figure 1, is based on a scalable processor array [5]. The architecture consists of streaming processor cores (SP), organized into streaming multiprocessors (SM) that are located in a maximum of eight independent processing units referred to as texture/processor clusters (TPC) [6]. The eight sub-units can be seen in Figure 1 illustrating the organizational hierarchy. Within every TPC there exists a texture unit which performs graphics calculations and is equipped with a Level 1 (L1) cache, and several streaming multiprocessors which are composed of a number of streaming processor cores [5].

Another feature of the Tesla GPU is the host interface, which is connected to the CPU and each TPC. The host interface is the means by which the CPU communicates with the GPU [6]. The host interface serves many functions such as thread management, data and instruction retrieval from the CPU, data retrieval from system memory, and context switching [5]. An additional feature is the Level 2 (L2) cache memory units which are connected to TPCs via an interconnection network. All calculations for the GPU are performed by the streaming multiprocessors. The streaming multiprocessors use groups of threads known as warps to manage program execution. Several warps may be run at the same time via interleaving instructions [5].

General purpose GPUs like the Tesla can be used for synthetic aperture radar, including geological mapping and disaster observation and management [7]. NVIDIA developed the
Compute Unified Device Architecture (CUDA) as the general-purpose programming model for the Tesla GPU family. This model uses standard C/C++ extensions and eliminates the need to translate scientific codes into graphics shading languages.

3.2 TILE64

The Tilera TILE64 architecture, shown in Figure 2\(^1\), consists of 64 tiled cores connected through an on-chip iMesh network [8]. The six mesh networks seen in Figure 3\(^2\) connect the grid of tiles and have high-speed input/output (I/O) on the periphery with high-bandwidth and low-latency [8, 9]. Three networks are run by hardware and are responsible for moving data between tiles and memory. Three networks are for communication between cores and cores-I/O devices [8, 10].

A single tile consists of a processor core, cache system and switch as can be seen in Figure 3 [8]. Each tile can independently run an operating system [8]. Each processor can be used for instructions for video and networking [10]. The cache system is a two-level hierarchy, where L1 is isolated from complexity and L2 is shared. All 64 tiles are capable of viewing the L2 cache, therefore allowing it to function as a globally shared Level 3 (L3) cache [8]. The non-blocking switch connects the tile to the mesh and is composed of six independent mesh networks.

Intended applications of the TILE64 architecture include advanced networking, such as unified threat management and network monitoring, and digital video uses such as video on-demand servers and video surveillance [11]. Tilera Corporation developed its own real time software environment, the Multicore Development Environment (MDE) for developing on the TILE64 architecture. MDE is explained in greater detail under Software Development Environments.

---

\(^1\) Image reprinted with permission from Tilera Corporation

\(^2\) Image reprinted with permission from Tilera Corporation
3.3 Cell Broadband Engine

The Sony, Toshiba, and IBM (STI) Cell Broadband Engine, seen in Figure 4, is a heterogeneous multi-core architecture with nine cores: one Power Processing Element (PPE) and eight Synergistic Processing Elements (SPE) [12]. The PPE and SPE are connected through the Element Interconnect Bus (EIB) [13]. The PPE is based on the IBM Power Architecture processor with vector media extension and is built on a 64-bit PowerPC (PPU) and has two levels of on-chip cache. The basic function of the PPE is to run the operating system and control the tasks [14]. The SPE is composed of a Synergistic Processing Unit (SPU), a Local Store, and a Memory Flow Controller (MFC) [12]. Each of the eight independent SPEs runs independent application threads. The SPE provides the majority of the compute performance for the Cell [14]. The EIB connects the SPEs, PPE, memory input control (MIC) and I/O controller [12].

This architecture may be used for scalar codes in which the response time must be minimal. The Cell architecture also has increased support for applications which require both high computation requirements and high memory requirements such as video and image processing [13]. The software development environment used for programming the Cell is the IBM Cell Software Development Kit [15]. The IBM SDK 3.0 will be explained in greater detail in the Software Development Environments section of this memorandum.

The Sony PlayStation3 (PS3) is fitted with the Cell BE processor. In the PS3, the Cell has only six of the eight SPEs available; one SPE is disabled at the hardware level and one SPE is set aside for the GameOS. The PS3 is also equipped with a dual-channeled Rambus Extreme Data Rate memory-system and provides 256 MB of memory, 200 MB of which is accessible to Linux and applications [15].

![Figure 4 – STI Cell Broadband Engine Architecture](image_url)
3.4 Tera-Op Reliable Intelligently Adaptive Processing System (TRIPS)

The TRIPS processor, seen in Figure 5, is a tiled architecture that contains two processor cores [16]. This architecture follows the design characteristics of grid processors and is block oriented. [17]. The two cores are divided up into five different types of tiles which are connected via seven micronets for tile communication, such as transferring data and routing control. Each tile can only interact with the tile directly neighboring it [16].

The processor cores implement the Explicit Data Graph Execution (EDGE) instruction set architecture and can be subdivided so they are able to run concurrent applications [17]. In addition to the two processor cores, each chip also consists of a secondary memory system that allows communication between the two cores. This memory system is organized into 16 tiles, each of which can be configured as L2 cache [16].

The TRIPS processor was designed under a Defense Advanced Research Projects Agency (DARPA) program titled Polymorphous Computing Architectures (PCA), and can be used for general purpose computing [17]. Development for the TRIPS uses the TRIPS SDK, which will be discussed in further detail in the following section.

3.5 Intel

The Intel Core i7 and Intel Xeon processors have several variations in performance and price. Both the i7 and Xeon processors with greater performance such as the i7-800 and Xeon 5500 series’ are based on the Intel microarchitecture Nehalem [18, 19]. A general i7 processor based on this microarchitecture can be seen in Figure 6\(^3\). The Nehalem architecture has several key features unique to Intel architectures that enhance processor performance such as: Smart Cache Enhancements, QuickPath Technology, Turbo Boost Technology, Hyper-Threading Technology, Intelligent Power Technology, and Virtualization Technology. The largest component of the processor is the inclusive L3 cache through which the majority of data is passed.

\(^3\) Image reprinted with permission from Intel Corporation
The shared L3 cache is part of the Intel Smart Cache Enhancement and increases processor performance by decreasing latency and traffic among cores [18, 19]. Additionally, each core contains a smaller L1 and L2 cache. Another component integrated into each microprocessor is a memory controller. The memory controller and a high-speed interconnect included in the QuickPath Technology allows for a bandwidth 3.5 times greater to be delivered [19]. The Turbo Boost Technology makes it possible to increase the base frequency of the processor cores when requested by the operating system, or whenever necessary. Hyper-Threading Technology improves parallel computing capabilities by allowing simultaneous multithreading in each core [18,19]. The Nehalem architecture has an increased level of power efficiency due to the Intelligent Power Technology which essentially monitors the amount of power that is consumed. This makes it possible to decrease the power of the processor cores not being used to nearly zero [18]. The Intel Virtualization Technology boosts virtualization performance at the processor, chipset, and network adapter level [19].

The Core i7 is a general-purpose architecture, predominately used in high-end desktop computers [18]. The Intel Xeon processors are specially designed for several purposes such as standard enterprise servers, high-performance computing, and workstations [20]. Intel has developed a series of software development programs which can be used on the Intel processors, along with OpenCL.

**4.0 SOFTWARE DEVELOPMENT ENVIRONMENTS**

Software development environments provide the means by which programmers develop software for a given architecture. Software development environments can be vendor specific or general purpose. Greater performance capabilities are achieved with vendor specific software development environments, while general purpose software development environments provide greater ease of programming and portability. Software development environments may include several components such as libraries, simulators, integrated development environments, performance analyzers and toolchains.
4.1 OpenCL

OpenCL (Open Computing Language) is a high-level language that can be used for parallel programming across heterogeneous platforms. OpenCL can be run on a variety of platforms; it is not restricted to one specific vendor [21]. The parallel programming model for OpenCL is based on C99. The OpenCL platform model consists of a host connected to one or more compute devices (OpenCL devices) which are composed of one or more compute units (cores) which are divided further into one or more processing elements [22]. The execution model in OpenCL consists of defining the problem domain and executing a kernel, a data or task parallel unit of executable code. Three main components make up OpenCL: platform layer, runtime and language [21]. OpenCL includes a long list of built-in functions, additional vectors types, work-items and workgroups [22].

4.2 CUDA

The software platform developed by Nvidia to be used for parallel processing on NVIDIA GPU’s is Compute Unified Device Architecture (CUDA). CUDA is vendor specific and allows general purpose computing on Nvidia GPU’s [23]. There are four main components to the CUDA architecture which are: parallel compute engines within GPU’s, OS kernel-level support, user-mode driver, and PTX instruction set architecture (ISA) [24]. CUDA uses extensions of C/C++ for the programming model, and also includes C/C++ software development tools and function libraries, all which make general purpose programming easier via code integration and type integration [23, 24].

4.3 Tilera MDE

Tilera developed its own multicore development environment (MDE) to be used on their processors. Tilera’s MDE has full support of the familiar C++ programming language, as well as standard C/C++ libraries [25]. The MDE can target a variety of applications including high performance computing and embedded computing using software environments such as SMP Linux and Bare Metal [10]. One important feature is the development environment allows for parallel debugging and parallel profiling which allows either control over the entire processor or individual cores [25]. It is also possible to view the processors activities and all statistics with the functional and source level profiling feature [10].
4.4 TRIPS

The DARPA PCA program developed its own software development environment to be used on the TRIPS architecture. The development environment includes “a compilation toolchain, a runtime system, debugging tools, and performance tools” [26]. The simulator’s and debugger developed for the TRIPS architecture have identical attributes to C++.

4.5 IBM SDK for Multicore Acceleration

The IBM SDK version 3.1 is the most current SDK used to program the STI Cell Broadband Engine. The SDK supports several languages including: C/C++, Assembler, Fortran, and ADA [27]. The development environment also includes GNU extended tools, IBM specialized compilers, standard libraries, an integrated development environment (IDE) and Full-System Simulator. Separate tools exist for programming processors units on the PPE and SPE’s. The SDK runs the most recent Linux kernel [28].
5.0 SUMMARY

An increasing drive for the development in multi-core architectures has been seen in recent years. Multi-core architectures are now developed by an abundance of vendors, in a wide range of designs, for several purposes. The interest in this paper was on multi-core architectures specifically used for high performance computing. Only a very small portion of the existing architectures were examined. Those that were examined are state of the art architectures procured by AFRL/RI. Among those discussed are general purpose GPUs (Nvidia Tesla), tiled or block architectures (Tilera TILE64 and TRIPS), heterogeneous architectures (Cell Broadband Engine), and general purpose architectures (Intel processors).

Several software development environments were also examined. Software development environments allow programmers to develop software for architectures and they can be vendor specific or general purpose. For example, NVIDIA developed its own software environment – CUDA-specifically for its GPGPU architectures such as the Tesla C1060, but also incorporate general purpose environments –OpenCL- that can be used across an array of architectures.

An examination of the various multi-core architectures provides information that can be used to assess the strengths and weaknesses of various architectures. Further research on available benchmarking techniques for multi-core architectures as well as the Air Force HPC requirements and applications will be done to assist in the overall goal of determining how specific multi-core architectures can fulfill the needs of the warfighter. The previous three tasks will be combined through experimentation to test the theoretical performance parameters and to compare and contrast their strengths, weaknesses, and applicability to US Air Force C4ISR applications.

An examination of the various multi-core architectures provides information that is useful in characterizing architectures, as well as assessing their strengths and weaknesses. Upon further research of available benchmarking techniques for multi-core HPC architectures and AF HPC applications an evaluation of how specific multi-core architectures can fulfill Air Force needs can be done.
6.0 REFERENCES

17. Sankaralingam, Karthikeyan et al., “TRIPS: A Polymorphous Architecture


## 7.0 APPENDIX

### Performance Capabilities

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td># of Cores</td>
<td>240</td>
<td>448</td>
<td>64</td>
<td>9 (PS3 7)</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Clock Speed</td>
<td>1.3 GHz</td>
<td>1.25-1.4 GHz</td>
<td>700-866 MHz</td>
<td>3.2 GHz (PS3 3.2)</td>
<td>2.8-3.46 GHz</td>
<td>3 GHz</td>
<td>2.8-3.4 GHz</td>
</tr>
<tr>
<td>Total Memory</td>
<td>4 GB</td>
<td>3.6 GB</td>
<td>4 GB</td>
<td>256 MB</td>
<td>Unknown</td>
<td>4 GB</td>
<td>Unknown</td>
</tr>
<tr>
<td>Memory BW</td>
<td>102GB/s</td>
<td>170 GB/s</td>
<td>25 GB/S</td>
<td>25.6 GB/S</td>
<td>25.6 GB/s</td>
<td>32 GB/s</td>
<td>10.5 GB/s</td>
</tr>
<tr>
<td>Memory Speed</td>
<td>800 MHz</td>
<td>1.8-2.0 GHz</td>
<td>800 MHz</td>
<td>Unknown</td>
<td>1066 MHz</td>
<td>667 MHz</td>
<td>1.8 GHz</td>
</tr>
<tr>
<td>Cache</td>
<td>Unknown</td>
<td>1 MB L1 768 KB L2</td>
<td>16 KB L1 64 KB L2 DIST L3</td>
<td>32 KB L1, 512 KB L2 256 KB L5</td>
<td>64 KB L1, 8 MB L3</td>
<td>64 KB L1 12 MB L2</td>
<td>4 MB L2</td>
</tr>
<tr>
<td>Peak Performance GFLOPS/S</td>
<td>SP-933</td>
<td>SP-1880 DP-600</td>
<td>443 BOPS</td>
<td>SP-204.8 PS3-153 DP-14.6</td>
<td>SP: 51.2</td>
<td>SP: 96</td>
<td>Unknown</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>