CMOS/BICMOS Self-assembling and Electrothermal Microactuators for Tunable Capacitors

by

Altug Oz

A thesis submitted in partial fulfillment of the requirements for the degree of

Master of Science in

Electrical and Computer Engineering

December, 2003

Department of Electrical and Computer Engineering
Carnegie Mellon University
Pittsburgh, Pennsylvania, USA

Advisor: Dr. Gary K. Fedder
Second Reader: Dr. Tamal Mukherjee
CMOS/BICMOS Self-assembling and Electrothermal Microactuators for Tunable Capacitors
# Table of Contents

Abstract .............................................................................................................................................. iii

Chapter 1: Introduction ...................................................................................................................1
  1.1 Motivation...................................................................................................................................... 1
  1.2 Previous Research ...........................................................................................................................2
    1.2.1 Electrothermal Microactuators.................................................................................................2
    1.2.2 RF MEMS Tunable Capacitors...............................................................................................5

Chapter 2: Design and Modeling ....................................................................................................9
  2.1 Self-assembling / Electrothermal Actuators............................................................................9
    2.1.1 Basic Concepts of Self Assembly and CMOS Electrothermal Actuation.................................9
    2.1.2 Nanometer-scale Gap Closing Mechanism..........................................................................12
    2.1.3 Modeling of Micro-movers for Self-assembly and Electrothermal Actuation......................13
      2.1.3.1 Simulations for the Displacement from Self-assembly ......................................................14
      2.1.3.2 Simulations for the Displacement from Electrothermal Actuation.................................16
      2.1.3.3 Analytical Modeling of Thermal Time Constants and Frequency Response...............16
    2.1.4 Latch Mechanism for Low Power Operation.....................................................................19
      2.1.4.1 Vertical Latch Mechanism ..............................................................................................20
      2.1.4.2 Lateral Latch Mechanism..............................................................................................21
  2.2 RF MEMS Tunable Capacitors.................................................................................................23
    2.2.1 Gap & Area Tuning Topologies..............................................................................................24
      2.2.1.1 Analytical Calculations for Tuning Ranges and Quality Factors......................................28
      2.2.1.2 Simulations for Calculating Capacitance........................................................................36
    2.2.2 Gap Tuning Topologies .......................................................................................................38
      2.2.2.1 Analytical Calculations for Tuning Ranges and Quality Factors......................................38
      2.2.2.2 Simulations for Calculating Capacitance........................................................................41
Chapter 3: Experimental Results .................................................................42

3.1 Characterization of Self-assembling and Electrothermal Actuators ..................42
   3.1.1 Lateral Displacement from Self-assembly .......................................................42
   3.1.2 Lateral Displacement from Electrothermal Actuation ........................................45
   3.1.3 Frequency Response and Thermal Time Constant ..............................................45
   3.1.4 Nanometer Scale Gap Closing Mechanism .......................................................46

3.2 Characterization of RF MEMS Tunable Capacitors ...........................................48
   3.2.1 Gap & Area Tuning Topologies .................................................................48
   3.2.2 Gap Tuning Topologies ........................................................................56

Chapter 4: Discussion and Conclusions .................................................................59

4.1 Discussion ...............................................................................................59
4.2 Conclusion ................................................................................................61

Bibliography .....................................................................................................63

Appendix ..........................................................................................................67

Acknowledgements ............................................................................................69
Abstract

Advanced RF systems on chip will benefit from microelectromechanical (MEMS) tunable capacitors integrated on a CMOS or BICMOS chip with high quality factor (Q) and large tuning range. RF circuits with on-chip CMOS/BICMOS MEMS tunable capacitors will have small footprints and will not have the reduction in tuning range coming from fixed capacitance between off-chip circuit parts. CMOS-MEMS micro-movers that use the principles of self-assembly and electrothermal actuation are successfully designed, modeled, fabricated and characterized for use in RF tunable capacitors, latch mechanisms and nanometer-scale gap-closing structures.

The micro-movers exploit the lateral stress gradient setup by embedding metal layers into CMOS-MEMS beams that are offset from the centerline of the beam. Built-in residual stress in the aluminum and silicon dioxide layers creates a gradient driving self-assembly upon microstructural release. Electrothermal actuation generates a stress gradient from the different temperature coefficients of expansion of the offset materials. This actuation has relatively low driving voltage of around 12 V maximum, which is compatible with IC technology and silicon substrates.

Various micro-mover designs in four different CMOS/BICMOS processes are characterized. The largest lateral displacement from self assembly is 11 µm in a 100 µm by 40 µm footprint. The largest lateral displacement from electrothermal actuation is 25.5 µm in an actuator with the same footprint. Frequency response of the micro-movers is limited by the thermal time constant with the fastest measured 3dB bandwidth of 178 Hz. The largest tuning range achieved among tunable capacitor designs is 352.4% with a Q of 52 at 1.5 GHz.

For zero-power stand-by operation of RF MEMS capacitors, mechanical latch structures are developed by sequencing micro-movers. Such mechanisms are also applied to assembly of lateral nanometer-scale sidewall gaps for large capacitance and large electrostatic force per area. Mechanical latch and nanometer-scale gap-closing mechanisms are successfully fabricated and tested.
Chapter 1. Introduction

Over the past decade, MEMS technology has been widely used in applications such as optical communications, wireless systems, automotive sensors, aerospace systems, micro-robotics, chemical sensors, biotechnologies, and micro probes. MEMS applications in the RF and microwave field have seen an incredible growth in the past 12 years stemming from the superior high frequency performance of RF MEMS switches. During these years, other RF and microwave MEMS devices have been designed such as tunable capacitors, inductors, micro-machined transmission lines, micro-mechanical resonators and filters. Design, modeling, fabrication and characterization of novel RF MEMS tunable capacitors and their self-assembly and electrothermal actuation mechanisms that are integrated within CMOS / BICMOS processes are described in this thesis.

1.1 Motivation

For wireless industries, there is a continuing demand for RF high performance transceivers with lower-power, lower noise and smaller footprint. It is important to use high-quality factor (Q) passive components such as inductors, tunable capacitors and switches in RF front-end circuits for low power and low noise receivers. For oscillators and amplifiers, using a passive component with high-Q results in better phase noise and power consumption. Quality factor of on-chip inductors and MOS varactors are only the order of low 10s at higher frequencies, therefore off-chip passive components capable of higher Q are widely used for RF front-end circuits. However, using an off-chip device increases the footprint of the receiver. Recent MEMS-based passive components achieved Qs of 30-100 at several gigahertz frequencies and have the potential to be used instead of the low-Q conventional on-chip passives. RF front-ends with these micro-machined passives still have large footprints, because they employ two separate die, one for micro-machined passives and one for electronics. On-chip MEMS passives are of interest, if they can be demonstrated to achieve higher Qs and smaller footprints from the same design.

There is also an increasing demand for multi-band radio architectures, because of the need for integration of different wireless systems with different operation frequencies. Tunable or reconfigurable
receiver components are required for these multi-band RF front-ends. Most of the on-chip varactors have low tuning range (<3) and non-linear behavior. Over the past years, MEMS–based tunable capacitors also achieved large tuning ranges (>8) [1] and linear behavior [2], but previous VCO designs with micromechanical tunable capacitors have not achieved wide tuning for VCO application [3-6]. On-chip interconnects introduce fixed capacitance to LC tank of the VCO, which decreases the tuning range.

The goal for designing a novel MEMS tunable capacitor on a CMOS or BICMOS chip is to achieve high Q and large tuning range and to use the capacitors with on-chip MEMS inductors [7] and other electronics to design high performance front-end circuits. RF circuits with on-chip CMOS/BICMOS MEMS tunable capacitors will have small footprints, and will not have the reduction in tuning range coming from fixed capacitance between off-chip circuit parts. The top metal layer in the CMOS/BICMOS process is used to define microstructures in the post-CMOS micromachining steps, eliminating the need for any additional masks. For the actuation mechanism, electrothermal actuators are preferred for having low driving voltages, which enables the compatibility with integrated circuits and silicon substrate. For zero-power stand-by operation of RF MEMS capacitors, mechanical latch structures can be developed. These types of capacitor designs enable reconfigurable RF filter and VCO applications. Another important application of the microactuators and latch mechanisms is in assembling lateral nanometer-scale sidewall gaps for large capacitance and large electrostatic force per area. Desirable gap sizes for resonant filter applications range from about 50 nm or less to 500 nm. Conventional optical lithography gap width in the CMOS microstructures is around 0.5 µm, which limits the performance of these devices.

1.2 Previous Research

1.2.1 Electrothermal Microactuators

Various micro-actuation techniques such as electrostatic, thermal, piezoelectric, or magnetic have been demonstrated. Actuators based on electrostatic forces have been commonly used, due to their low power and high frequency operation [8-9]. Although electrostatic actuators have these advantages, they require high voltages (>40V) that are not compatible with most integrated circuit processes. The forces produced by electrostatic actuators are in the range from 1µN to 10µN [8-9], which are lower than the
forces produced by other types of microactuators. Large areas are needed for electrostatic actuator designs, which make system on-chip integration less feasible economically. Magnetic actuation uses the force of attraction and repulsion between magnetic field produced by an electric current and a magnetic material [10]. These types of actuators require extra fabrication steps. Piezoelectric actuators also have similar problems with processing complexity, as they require piezo-electric materials modified by high temperature steps [11]. On the other hand, devices based on electrothermal actuation can provide large forces, large displacements, and low area consumption [12-28]. They can also operate in an integrated circuit voltage regime (<5V). However, thermal actuators consume more power than electrostatic actuators. Generally thermal actuators are slower than the electrostatic actuators. Usually thermal time constants are longer than the electrical and mechanical time of constants. To alleviate this problem, the thermal mass of the actuators should be designed as small as possible.

Some of the early electrothermal actuator designs are based on the bimorph effect, which relies on the difference of thermal expansion coefficients between two adjacent layers on the device. By heating these layers, a bending moment is created. However such actuators produce deflection in the direction normal to the substrate [12]. One of the microactuator designs by Reithmuller and Benecke with 2.5 µm thick locally deposited Au layer achieved 90µm displacement by using 200 mW power from 0.05mm² area [12]. An electrothermal design by Sun and Carr uses the out of plane actuators to produce in-plane deflections [13]. By using both electrothermal and electrostatic actuation at the same time, this actuator design can produce 30 µm lateral deflection with 40mW power from 0.03 mm² area [13]. Because of the fact that processing adjacent bimorph materials is so complicated, the lateral actuation mechanism is very difficult to achieve by using the bimorph approach. Judy et al. [14] developed an actuator, which achieved in plane actuation by using serpentine shape actuators with complicated processing. One recent actuator design by Oz and Fedder, which will be explained in the following chapter, uses the CMOS/BICMOS interconnect stacks for laying the bimorph materials to make the processing easier and also achieved lateral deflections [15]. This actuator demonstrated 3.5 µm deflection by using 18 mW power from 0.04 mm² area [15]. Lateral “heatuator” microactuators are based on the asymmetrical thermal expansion of a
microstructure, which has two different cross sections and is processed in one structural layer [16-18].

The most recent design by Comtois, Michalicek and Baron can produce 20 µm deflection and 19 µN force with 37 mW power from a small area (0.01 mm²) [18]. The 3-dB bandwidth for this design is 7 kHz, and maximum frequency for full deflection is 1.57 kHz [18]. For the beam-bent actuators, designed by Gianchandani et al. [19] current is passed through the V-shaped beam anchored at two ends to cause a thermal expansion at the center of the actuator. A fabricated single device can produce 5 µm displacement and 8300 µN force with 180 mW from 0.01 mm² area, and some cascaded ones demonstrated 3 µm deflection and 132 µN force with 40 mW from 0.7 mm² area [20]. The trade-off between power-area and force can be seen in these actuators. The measured -3dB bandwidth for both cascaded and single devices is 700 Hz [20]. To increase the output displacements, rotary actuators and inchworm designs are demonstrated by using multiple bent-beam thermal actuators orthogonally [21]. For rotary actuator designs, the displacement is increased from 3 µm to 33 µm, but the power is also increased from 40 mW to 375 mW as multiple actuators are used. Zero-standby power is achieved by the inchworm designs, which means that the power is only needed during the switching time, not for the on or off cases [21]. Sun, Farmer and Carr developed a similar zero-standby operation design by employing a mechanical latch structure [22]. For near zero-power operation, a RF MEMS switch by Robert et al. [23] is designed by a combination of thermal actuation and electrostatic latching. 400 mW of power is consumed for switching operation, but only 10 V is needed for the electrostatic latch mechanism with close to zero continuous power. The switching time for the electrothermal actuation is 200 µs.

There are several examples of applications in MEMS utilizing electrothermal actuators including: RF MEMS tunable capacitors [4-6], RF MEMS switches [23], an optical fiber micro switch [24], rotary micro-engines [21], micro-tweezers [25], and positioners [26]. There are also several efforts to model electrothermal actuators, including the physics of temperature dependent material properties and Finite Element Analysis (FEA) modeling techniques [27-28].
1.2.2 RF MEMS Tunable Capacitors

Complete receiver systems on a single chip require voltage-controlled oscillators (VCOs) with gigahertz frequencies, and low phase noise and tunable RF filters with low insertion loss. Tunable capacitors with high Q are desired in VCOs and RF filters for achieving better good performance. Micro-mechanical high-Q tunable capacitors have been used for VCO [3-6] and RF filter applications [29]. Other than the MEMS-based tunable capacitors, several other strategies, which include the implementation of MOS varactors or switched capacitor banks, have been used to achieve wide tuning range. Distortion and linearity are the two main problems associated with these approaches. Compared with solid-state varactors, MEMS tunable capacitors have advantages of lower loss, larger tuning range and more linear tuning characteristics.

In the past few years, many tunable capacitors based on MEMS technology have been designed [1-6, 29-40]. These capacitor designs can be classified into two categories according to their tuning mechanism; one category is gap tuning, and the other one is area tuning. MEMS-based RF tunable capacitors can also be classified according to their actuating mechanisms which are; electrostatic, electrothermal, and piezo-electric.

Some of the early gap tuning designs have low tuning ranges, because of the parasitic capacitances coming from interconnects [3]. The parallel-plate capacitor designs with electrostatic actuators have a theoretical 50% tuning range limitation [3], because the electrodes snap after the gap between them becomes 2/3 of the initial gap. The parallel-plate vertical gap device demonstrated by Young and Boser, has a tuning range of 16% and quality factor of 60 at 1 GHz [3]. A VCO is implemented at 714MHz operating frequency with 14 MHz tuning range and a phase noise of -107 dBc/Hz at 100-kHz offset [3]. A Modified parallel-plate RF tunable capacitor is designed to increase the tuning range larger than 50% limit by using three parallel plates [4]. From a 4 pF capacitor design, a tuning range of 87% with 4.4 V controlling voltage and Q of 15.4 at 1 GHz are achieved [30]. A VCO is also demonstrated with 24 MHz tuning at 1.336GHz operating frequency and phase noise of -98.5 dBc/Hz at 100-kHz offset [30]. A parallel plate design by Zou et al. [31] used a novel electrode design to
achieve a tuning range larger than the 50% snap-in limit. For this design, larger gaps are used in the electrostatic actuation mechanism, compared to the gaps between the electrodes of the capacitor [31]. Tuning range of 69% is achieved by using 17 V driving voltages [31]. Designs based on a cantilever beam also achieve tuning ranges larger than 50% [32-33]. The initial design by Hung and Senturia has a tuning range of 81.8% with 40V controlling voltage [32]. Later designs have Q of 4 at 3 GHz and large tuning range of 354% with 40 V controlling voltage [33]. Parallel-plate capacitor designs using electrothermal and piezo-electric actuation do not have the 50% tuning range limitation. A parallel-plate capacitor by Feng et al. [34] based on thermal actuation has lower driving voltages around 7 V, compared to the capacitor based on electrostatic actuation. It has also large tuning ranges of 270% and high-Q factor of 300 at 10 GHz [34]. Yao et al. [35] developed a capacitor based on piezo-electric actuation that has a Q factor of 210 at 1 GHz with a 6 V controlling voltage.

The area tuning RF MEMS capacitors are demonstrated to solve the snap-in tuning range limitation, when electrostatic actuation is used [36-37]. Early devices achieve tuning range of 300% with 5 V controlling voltage. Interdigitated finger structures with 30 µm thickness are used for capacitor electrodes and the electrostatic actuation mechanism [36]. Recent designs use thicker and longer finger blocks to increase the tuning range and the quality factor. Tuning ratio of 8.4:1 with 8 V controlling voltage and Q factor of 35 at 2 GHz is demonstrated by using 40 µm thick finger electrodes [1]. Having a 12 pF nominal capacitance value and Q-factor of 200 at 400 MHz enables UHF filter applications for these capacitor designs. An UHF filter with tuning range of 225-400 MHz is developed with an insertion loss of 6.2 dB and Q factor of 100 for the operating frequency ranges [29]. The most recent capacitor design by Rockwell Science Center achieves a linear tuning characteristic by forming a completely electrically isolated capacitor [2]. Two sets of electrostatic comb drive actuators in opposing directions are used to achieve a linear tuning characteristic. Another area tuning design uses the idea that the dielectric between the electrodes is moved laterally to achieve high-Q factors [37]. Using a dielectric that has large dielectric constant enables high-Q factors, because the same device would have bigger capacitance with the same resistance losses. Q factors of 291 at 1 GHz and tuning range of 7% with 10 V
controlling voltage is demonstrated [37]. The biggest issue of these MEMS devices is the use of separately fabricated CMOS/BICMOS electronics. For VCO and RF filter designs, on-chip and off-chip interconnects between separate dies introduce large fixed capacitance to the LC tank, which decreases the tuning range.

In this thesis work, several CMOS-compatible micromechanical tunable capacitors are demonstrated to solve this separate die problem [38-40]. These MEMS capacitors can be classified as on-chip devices, and can be easily used with on-chip inductor and CMOS/BICMOS electronics to design VCOs and RF filters. These RF filter and VCO designs have larger tuning range, due to lower interconnect capacitance between the capacitor, inductor and electronics. They also have a smaller footprint, since everything is on the same chip, which enables future system-on-chip designs. Electrothermal actuation is chosen, for its lower driving voltage, which is compatible with IC technology and silicon substrates.

Fabrication steps of these microactuators are similar to CMOS post-processing techniques [41]. Structures are made using the CMOS interconnect stack and released with a maskless CMOS micromachining process. The high-aspect-ratio CMOS micromachining technology begins with a conventional foundry CMOS process. Versions of these lateral actuators were fabricated using Austria Microsystems (AMS) 0.6 µm CMOS, Agilent 0.5 µm CMOS and TSMC 0.35 µm CMOS, IBM SiGe6HP 0.25 µm BICMOS and Jazz 0.35 µm BICMOS processes. After the foundry fabrication, three dry-etch steps, shown in Figure 1.1, are used to define and release the structure. Figure 1.1(a) shows the cross section of the chip after regular CMOS fabrication. In the first step of post-CMOS processing (Figure 1.1(b)), dielectric layers are removed by an anisotropic CHF₃/O₂ reactive ion etch (RIE) with the top metal layer acting as an etch resistant mask. After the sidewall of the microstructure is precisely defined, silicon trenches around the device are micromachined into the substrate using a deep RIE step (Figure 1.1(c)). The final step is an isotropic SF₆/O₂ RIE used to etch away the bulk silicon and release the structure (Figure 1.1(d)). Multi-layer conductors can be built in the composite structure, which enables more flexible designs than homogeneous conducting structures. The undercut of silicon in the release step
(Figure 1.1(d)) requires the placement of sensing circuits to be at least 40 µm away from the microstructures.

![Diagram showing CMOS-MEMS process](Image)

**Figure 1.1.** CMOS-MEMS process. (a) CMOS chip after fabrication, (b) anisotropic RIE removes dielectric layers, (c) anisotropic RIE removes substrate, (d) isotropic RIE undercuts silicon substrate.

The remainder of this thesis reports on the development of the tunable capacitors and the micro-mover structures. The design and modeling of self-assembly structures, electrothermal actuators, and RF tunable capacitors will be discussed in Chapter 2. The experimental results for different designs will be given in Chapter 3. In Chapter 4, the results from design, modeling and experiments will be compared and discussed.
Chapter 2. Design and modeling

There is an ever increasing need for accurate modeling of MEMS devices. Once an accurate model is built for one device topology, the consumed time for design and optimization is reduced. Building accurate models for design of micro-movers and tunable capacitors is an ultimate goal of the present work. Recently, RF circuits like RF filters and VCOs can be designed by using these tunable capacitors and micro-movers. Having accurate models for the MEMS devices helps the designers to communicate between the device level and the circuit level and iterate between those two levels during the design process.

The concepts of lateral self-assembling actuators, electrothermal actuators and latching mechanisms made from these actuators will be presented in Section 2.1. Also covered in this section are finite-element simulation results of electrothermal actuation and analytic modeling of the thermal and mechanical response. In Section 2.2, various topologies for tunable capacitors made with the micro-movers will be discussed in detail. Parallel-plate analytic models with geometric design parameters for capacitance and quality factor are presented along with supporting finite-element simulation results.

2.1 Self-assembling / Electrothermal Actuators

CMOS/BICMOS-MEMS micro-movers are capable of providing large lateral displacements for tuning capacitors, self-assembly of small gaps in CMOS/BICMOS processes, latching structures and other applications where lateral micro-positioning on the order of 1 to 10 \( \mu \text{m} \) is desired. Principles of self-assembly and electrothermal actuation are used in design of these micro-movers. The new ability is to design from layout, and thereby tailor, the lateral stress gradients and gradients of temperature coefficient of expansion into the actuation beams. This design capability represents an advancement over prior methods of designing electrothermal actuators and micro-movers in that enables high displacement magnitude with small geometry and independent setting of displacement and stiffness. Prior work exploits differences only in axial expansion coupled with mechanical lever action to produce motion. The fabrication approach has the further advantage of being compatible with CMOS and hybrid CMOS/SiGe
bipolar processes, which enables less resistive losses and less parasitic capacitance for RF MEMS tunable passive applications.

2.1.1 Basic Concepts of Self Assembly and CMOS Electrothermal Actuation

Motion is induced in specific beams by designing a lateral stress gradient within beam flexures. The lateral stress gradient arises from purposefully offsetting the lower metal layers with respect to the top metal layer of a CMOS-MEMS beam. A similar offset idea was presented for use in a lateral capacitive infrared sensor [42]. Of particular importance is the ability to tailor the lateral stress gradient, and therefore lateral moment, as a function along the beam length. This ability to set an internal moment along the beam arises from different offset and width of the embedded layers. The microstructures are made from the CMOS interconnect stack using a maskless CMOS micromachining process, however these beams could be made in alternate custom processes. For example, the micro-movers can also be made in hybrid CMOS/SiGe bipolar processes. The CMOS-MEMS beams are made from metal layers embedded within a dielectric (silicon oxide and silicon nitride). The offset layers do not have to be metal, and do not have to be embedded in dielectric. However, this particular design technique is particularly advantageous in CMOS-MEMS, since no special processing must be done to implement the designs.

The primary concept of the lateral actuator is illustrated in Figure 2.1. This particular design is a folded-flexure to relieve axial residual stress, as shown in Figure 2.1(a). The metal layers inside the flexure beams are offset to one side of the beam for half the beam length, and to the other side for the remaining half of the length. This arrangement provides a lateral stress gradient in one direction for half of the beams, then to the other direction for the other half. For many CMOS-MEMS processes, the residual stress in the offset aluminum layers is tensile, while the residual stress in the surrounding silicon oxide layers is compressive. Therefore, the aluminum contracts and the silicon oxide expands once freed to move. Upon release, this tailoring of stress provides a self-actuating operation, where the beams move into a “S” shape, as shown in Figure 2.1(b). This shape eliminates any moments at the ends of the beam, and therefore maximizes lateral motion with no rotation. Some residual moment may exist at the ends of the beam due to manufacturing variation along the beam, though this is small. The design methodology
for placement of the inner metal layers aims to set the beam moment so as to mimic bending from an external actuating force concentrated at the central piston. Sub-0.5 micron CMOS processes generally have lower residual stress in both the aluminum and silicon oxide layers. Some CMOS processes provide aluminum layers with compressive residual stress. In all cases, efficient CMOS-MEMS electrothermal

**Figure 2.1.** Primary concept of the micro-mover in CMOS/BICMOS processes, (a) before micro-structural release, (b) after micro-structural release, (c) after actuation.
actuators can be designed, once the behavior in a given process is characterized.

The stiffness of the flexure in Figure 2.1 can be modified independent of the deflection. The particular design in Figure 2.1 employs 12 beams. Additional beams, ideally in a symmetric arrangement, may be added to increase the stiffness. This is a great advantage over electrostatic micro-actuation schemes. Electrothermal actuation can be applied to any designed actuator. The heating is implemented in CMOS-MEMS by embedding a polysilicon resistor inside the beam. Current flowing through the resistor generates the heating power. Motion is induced from the different Temperature Coefficient of Expansion (TCE) of the metal offset layers and the rest of the beam material (silicon oxide). In the case of CMOS-MEMS, the offset aluminum layers have a much larger TCE than the surrounding silicon oxide. When heated, the side of the beam with the aluminum offset will expand relative to the other side. This effect leads to the actuated lateral motion, as illustrated in Figure 2.1(c).

2.1.2 Nanometer-scale Gap Closing Mechanism

An application of the micro-movers is in assembling lateral nanometer-scale sidewall gaps for large capacitance and large electrostatic force per area. Desirable gap sizes range from about 50 nm or less to 500 nm. These nanometer-scale gaps are particularly useful for improving the performance of high-frequency nanoresonator devices. Conventional optical lithography limits gap width in the CMOS microstructures to around 0.5 µm. Smaller gaps have been made in some other micromachining processes, for example by forming a thin sacrificial oxide layer between silicon or polysilicon electrodes. In our assembly approach, the gap as drawn in layout is much larger than the final nanometer-scale dimension, as shown in Figure 2.2. One electrode of the gap may be a nanoresonator, exemplified by the fixed-fixed beam in Figure 2.2. The other electrode of the gap is connected to a micro-mover. The micro-mover shifts the electrode in the direction to narrow the gap. A rigid limit stop sets the desired final gap value. Since the limit stop edge and the beam edge face the same direction, any overetch or underetch in the processing will not affect the gap dimension. Theoretically, the gap can be set to an arbitrarily small value, however the practical minimum gap is determined by the surface roughness of the sidewalls,
estimated to be less than 50 nm. A self-assembly micro-mover is ideal for this application, requiring zero power. However, some CMOS processes have such low residual stress gradients that making self-assembly micro-movers is impractical. In these cases, an electrothermal micro-mover shifts the electrode and closes the gap. To maintain the gap closure without expending continuous power in the micro-mover, a self-aligning lateral latch mechanism can be included. The lateral latch mechanisms will be explained in Section 2.1.4.2.

![Diagram of nanometer scale gap closing mechanism by using self-assembly.]

**Figure 2.2.** Nanometer scale gap closing mechanism by using self-assembly.

### 2.1.3 Modeling of Micro-movers for Self-assembly and Electrothermal Actuation

Micro-mover designs were fabricated in several processes, including the AMS 0.6 µm CMOS process, Agilent 0.5 µm CMOS process, TSMC 0.35 µm CMOS process, IBM SiGe 6HP 0.25 µm BICMOS process and Jazz 0.35 µm BICMOS process. For the modeling of the micro-movers, designs in Jazz 0.35 µm BICMOS process will be analyzed.
Displacement magnitudes of the lateral self-assembly and actuation are verified quantitatively by finite element analysis (FEA), using Coventorware [43]. For FEA, a simulation temperature, $T_{set}$, is calculated to model the lateral actuation magnitude upon release of the actuator.

$$T_{set} = -T_0 + T_{sim} + T_d$$  (2.1)

where, $T_{sim}$, is the simulator initial temperature, which is 273 K, and $T_d$ is the ambient temperature. $T_0$ denotes the characteristic temperature, defined as the temperature at which a beam with embedded offset metal layers exhibits zero deflection relative to layout. Information about analytical equations for temperature dependant residual stress gradients can be found in [44, 45]. Design parameters for the micro-mover structure are shown in Figure 2.3(a) by using a half part of the micro-mover in Figure 2.1. $L_{beam}$ is the beam length in the actuator, $W_{beam1}$ is the beam width set by the top metal layer in the actuator, $W_{beam2}$ is the beam width for embedded lower metal layers in the actuator with lateral offset, $L_{plate}$ is the plate length in the actuator, $W_{plate}$ is the plate width in the actuator, $N_{beam}$ is the number of parallel beams in the actuator and $d_{offset}$ is the offset, which is shown in Figure 2.1. The thermal coefficient of expansion (TCE) values, that are used in the simulations are 28.3 µ/K for metal layers and 0.4 µ/K for oxide layers.

2.1.3.1 Simulations for the Displacement from Self-assembly

To perform a simulation in Coventorware, the characteristic temperature for that type of actuator must be known. This information can be measured from lateral curl of a simple beam test structure, by determining the temperature at which the structure is completely straight. Figure 2.3(b) is a scanning electron micrograph of test cantilever structure at room temperature. The verniers at the tip of the beam aid in measuring lateral displacement. By using these verniers 0.1 µm resolution can be achieved. The beam width and composition of embedded metal layers must be same as the beams to be used in the actuator design. Characteristic temperatures for different types of beams are listed in Table-2.1. To simulate the lateral displacement for the self assembly, these characteristic temperatures are entered into (2.1), with $T_d$ equal to the room temperature (294 K). Figure 2.3(c) is a simulation result for lateral self-
Figure 2.3. (a) Design parameters for a micro-mover structure, (b) simple beam structure, which are used to measure characteristic temperature, (c) self-assembly lateral displacement magnitude for a micro-mover design in Jazz 0.35 µm BICMOS process, (d) lateral displacement of electrothermal actuation at 425 K temperature.
the tip of the actuator is 12.4 µm. There are two other parameters, that can also affect the displacement magnitude of the self-assembly: having or not having a field oxide layer underneath the lowest metal layer and similarly having or not having vias between metal layers. The designs in Table-2.1 do not have vias between metal layers or field oxide under the lowest metal. For Device#1A, device#8A and device#4B from Table 2.1 the top metal layer is metal 3, and lower embedded metal layers are metal1 and metal2.

2.1.3.2 Simulations for the Displacement from Electrothermal Actuation

Figure 2.3(d) is a simulation result for lateral displacement from electrothermal actuation at 425 K for device#1A. From Figure 2.3(d), the electrothermal lateral displacement at the tip of the actuator is -8.06 µm. Electrothermal displacement values may be defined alternatively as the displacement difference relative to the self-assembly position at ambient temperature. For the electrothermal actuation in Figure 2.3(d), the total displacement is then 12.4 µm + 8.06 µm = 20.46 µm. Simulated electrothermal lateral displacements of two different actuator designs at different ambient temperatures (325 K, 350 K, 375 K, 400 K, 425 K, 450 K) are given in Table-2.2. The designs in Table-2.2 do not have vias between metal layers or field oxide under the lowest metal.

2.1.3.3 Analytical Modeling of Thermal Time Constants and Frequency Response

Thermal Time Constant

The thermal time constant of the device is the total effective heat capacitance divided by the thermal conductance of the device to substrate. The thermal time constant of the device can be modeled to first order using the thermal equivalent circuit shown in Figure 2.4(a).

The thermal conductance, \( G \), in the equivalent circuit is the sum of the heat conductance, \( G_{\text{act}} \), through the actuator structure and then to the substrate, and heat conductance, \( G_{\text{air}} \), through air to the substrate. In calculating the thermal capacity, \( C \), an assumption is made that the total thermal capacity of beams and plates is lumped in the moving center plate.
Figure 2.4. (a) Thermal equivalent circuit for the microactuator for calculations of thermal time constant, (b) Model for calculation of mechanical resonance frequency.

Table 2.1. Lateral displacement from self-assembly for three different micro-mover designs in Jazz 0.35 µm BICMOS process, with their design parameter information.

<table>
<thead>
<tr>
<th>Device Number</th>
<th>L_{beam}</th>
<th>W_{beam1}</th>
<th>W_{beam2}</th>
<th>L_{plate}</th>
<th>W_{plate}</th>
<th>d_{offset}</th>
<th>N_{beam}</th>
<th>measured T₀</th>
<th>Lateral displacement from self-assembly</th>
</tr>
</thead>
<tbody>
<tr>
<td>1A</td>
<td>200 µm</td>
<td>1.2 µm</td>
<td>0.6 µm</td>
<td>40 µm</td>
<td>10 µm</td>
<td>0.3 µm</td>
<td>5</td>
<td>367 K</td>
<td>12.4 µm</td>
</tr>
<tr>
<td>8A</td>
<td>200 µm</td>
<td>1.5 µm</td>
<td>0.9 µm</td>
<td>40 µm</td>
<td>10 µm</td>
<td>0.3 µm</td>
<td>5</td>
<td>306 K</td>
<td>2.0 µm</td>
</tr>
<tr>
<td>4B</td>
<td>100 µm</td>
<td>1.5 µm</td>
<td>0.9 µm</td>
<td>40 µm</td>
<td>10 µm</td>
<td>0.3 µm</td>
<td>5</td>
<td>306 K</td>
<td>0.4 µm</td>
</tr>
</tbody>
</table>

Table 2.2. Lateral displacement from electrothermal actuation for two different micro-mover designs in Jazz 0.35 µm BICMOS process at different temperatures, with their design parameter information.
\[ C = V_{act} c_{eff} \]  

(2.2)

where, \( c_{eff} \) is the effective volumetric heat capacity of the actuator and \( V_{act} \) is the total volume of the actuator, including all beams and plates.

\[
c_{eff} = \frac{\left(t_{o1} + t_{o2} + t_{o3}\right) \kappa_{ox} + \left(t_{m1} + t_{m2} + t_{m3}\right) \kappa_{m}}{\left(t_{o1} + t_{o2} + t_{o3} + t_{m1} + t_{m2} + t_{m3}\right)}
\]  

(2.3)

where, \( \kappa_{m} \) and \( \kappa_{ox} \) are the volumetric heat capacity of the metal and oxide respectively and \( t_{ox1}, t_{ox2}, t_{ox3}, t_{m1}, t_{m2}, t_{m3} \) are the thicknesses of the oxide1, oxide2, oxide3, metal1, metal2 and metal3 respectively.

\[
G_{act} = \kappa_{eff} \left(t_{o1} + t_{o2} + t_{o3} + t_{m1} + t_{m2} + t_{m3}\right) \left(\frac{2W_{plate}}{L_{plate}} + \frac{N_{beam}W_{beam}}{L_{beam}}\right)
\]  

(2.4)

\[
\kappa_{eff} = \frac{\left(t_{o1} + t_{o2} + t_{o3}\right) \kappa_{ox} + \left(t_{m2} + t_{m3}\right) \kappa_{m}}{\left(t_{o1} + t_{o2} + t_{o3} + t_{m1} + t_{m2} + t_{m3}\right)}
\]  

(2.5)

where, \( \kappa_{ox} \) and \( \kappa_{m} \) are the thermal conductivities of the oxide and metal respectively.

\[
G_{air} = G_{air1} + G_{air2} = \frac{\kappa_{air} A_{under}}{d} + \frac{\kappa_{air} A_{side}}{g}
\]  

(2.6)

where, \( \kappa_{air} \) is the thermal conductivity of the air, \( d \) is the etch depth underneath the microactuator, \( A_{under} \) is the area of the surface underneath the actuator, \( g \) is the gap between the moving center plate and the static center plate and \( A_{side} \) is the side area of center plate which face the static center plate. The thermal time constant is

\[
\tau = \frac{C}{G}
\]  

(2.7)

The calculated values are \( G_{air} = 4.052 \times 10^{-5} \text{W/K}, C = 6.51 \times 10^{-8} \text{J/K} \) and \( G_{act} = 1.78 \times 10^{-4} \text{W/K} \). The other calculated values are \( \tau = 1.25 \text{ms} \) and the 3dB bandwidth, \( f_{3dB} = 1/(2\pi \tau) = 127 \text{Hz} \). \( f_{3dB} \) is the frequency at which the sinusoidal input displacement is \( 1/\sqrt{2} \) of the dc frequency displacement.

**Frequency Response:**

The system is dominated by the first-order thermal response at frequencies below the mechanical resonance. For a first-order system, the transfer function is expressed as
\[
H_1(s) = \frac{1}{\tau s + 1}
\]  
(2.8)

The second-order mechanical response must be considered at higher frequencies

\[
H_2(s) = \frac{1}{1 - \frac{s^2}{\omega_o^2} + 2\zeta \frac{s}{\omega_o}}
\]  
(2.9)

where, \(\omega_o\) is the mechanical resonant frequency and \(\zeta\) is the damping factor. The total transfer function is the product of (2.8) and (2.9). To calculate the mechanical resonant frequency, the actuator can be modeled as two guided-end beams on each side as in Figure 2.4(b), and the plates can be considered rigid. The mechanical resonant frequency is

\[
\omega_o = \sqrt[3]{\frac{4N_{beam}EW_{beam1}^3}{\rho L_{beam}^3\left[\frac{61}{35}N_{beam} + 1\right]2W_{beam}L_{beam} + 3W_{plate}L_{plate}}}
\]  
(2.10)

where, \(E\) is the Young’s modulus, estimated to be 60 GPa and \(\rho\) is the density of the structure, estimated to be 2400 kg/m³. The calculated value for the resonant frequency is 35.9 kHz, with the design parameters: \(L_{beam} = 168\ \mu m\), \(W_{beam1} = 1.5\ \mu m\), \(W_{beam2} = 0.9\ \mu m\), \(L_{plate} = 43\ \mu m\), \(W_{plate} = 12\ \mu m\), and \(N_{beam} = 5\).

2.1.4 Latch Mechanism for Low Power Operation

Electrothermal actuators consume far more power in continuous operation compared to electrostatic actuators, which require only power during switching. The continuous power required to sustain displacement for electrothermal actuators can be reduced to mW levels, however this is still too large for many applications. For example, it is desirable to use zero continuous power for tunable RF capacitors to compare well with the low power of varactor diodes. It is therefore advantageous to find a method to selectively latch the micro-movers into desired positions so that power does not have to be
continuously supplied. Many variations of latch mechanisms can be designed. We can mainly categorize them in two classes, vertical latches, and lateral latches.

### 2.1.4.1 Vertical Latch Mechanism

The basic concept of the vertical latch mechanism comprises a vertical electrothermal beam and a latch actuator, as shown in Figure 2.5(a). After releasing the structures, the vertical electrothermal

![Figure 2.5](image_url)

**Figure 2.5.** Sequential steps for vertical latch mechanism, (a) before release, (b) after release, (c) after actuation.
beam curls up, because of the vertical stress gradient. After release the latch actuator moves closer to the beam. For this step of action, the latch actuator moves laterally by self-assembly and the beam curls down by vertical electrothermal actuation, thereby holding the beam below the latch (Figure 2.5(b)). The beam is moved and held above the latch through the sequence of heating the latch actuator, turning off heat to the beam, then turning off heat to the latch actuator (Figure 2.5(c)).

### 2.1.4.2 Lateral Latch Mechanism

The basic concept of lateral latch mechanism can be presented as a “peg” in a slot, which is shown in Figure 2.6. The peg can be any shape that mates together with the corresponding slot shape. A simple rectangular shape is shown in Figure 2.6. The peg may be located on the latch micro-mover with the slot located on the device micro-mover, as shown in Figure 2.6, or their respective location may be swapped. The two micro-movers start at zero power with the peg and one of the slots in an engaged position. This engaged position may be formed through self-assembly of the micro-movers, as shown in Figure 2.6, or may be formed as drawn in the layout if there is little or no motion from self-assembly. The device is then set to a new position by a set of sequential steps. In the first step, the latch micro-mover is electrothermally actuated, pulling the slot away from the peg. In the second step, the device micro-mover is electrothermally actuated to a new position corresponding to a different second slot. In the third step, heating power to the latch micro-mover is turned off, and the peg becomes engaged with the second slot. In the fourth step, heating power to the device micro-mover is turned off, and the slot and peg contact each other keeping the device in its new position. The latch micro-mover must be designed with adequate mechanical stiffness to hold the peg in place. As a guideline, the stiffness of the latch mechanism in the direction of the device micro-mover displacement should be at least 10 times greater than the stiffness of the device micro-mover. A bi-stable latch mechanism with two slots is shown in Figure 2.6, however any number of slots can be designed as long as the micro-mover stroke can accommodate the slot placement. Any number of latch mechanisms can be used with a given device, as long as there is layout area to fit the required micro-movers.
Figure 2.6. Sequential steps for lateral latch mechanism, (a) after release, (b) step1, (c) step2, (d) step3.
2.2 RF MEMS Tunable Capacitors

Electrothermal actuators described in Section 2.1.1 are used in RF MEMS tunable capacitors as the tuning mechanism. The designed tunable capacitors can be classified into two categories based on their tuning schemes, as: “gap & area tuning” and “gap tuning”. The parallel-plate capacitance equation without the fringing effects is

\[ C = \frac{\varepsilon_0 \varepsilon_r A}{g} \]  

(2.11)

where \( A \) is area between parallel plate electrodes, \( g \) is the gap between parallel plates, \( \varepsilon_0 \) is the permittivity of free space = 8.854 pF/m and \( \varepsilon_r \) is the dielectric constant of material between plates. Capacitance can be changed by changing or moving the material between the parallel plates, changing the gap or changing the area of the electrodes (Figure 2.7). In gap & area tuning topologies, both geometric parameters are changed simultaneously to achieve high ratios between maximum and minimum capacitance. In this section, all of the topologies explored for these two categories will be explained, but modeling of only the more mature capacitor designs will be given due to the drawbacks of the initial topologies.

![Figure 2.7. Different tuning techniques, (a) dielectric tuning, (b) gap tuning, (c) area tuning, (d) gap & area tuning (Dashed electrodes are the showing the initial position of that electrode).](image-url)
2.2.1 Gap & Area Tuning Topologies

1st Generation Capacitors with Gap & Area tuning:

There are two different designs for 1st generation capacitors. The layout of the first design is shown in Figure 2.8(a). Interdigitated beams are used for producing the capacitance. Half of the beams are anchored to the outer frame, and the other half are anchored to the inner frame. The outer frame is the static frame and the inner frame is the moving frame. The area & gap tuning is designed by using a polysilicon resistor as a heater inside the inner frame. Upon heating the inner frame and inner beams by that polysilicon resistor, the interdigitated beams anchored to the inner frame curl down vertically due to their multilayer nature and also curl sideways due to lateral offset on the beams. When the inner beams curl down, the area between inner and outer beams decreases. The inner beams curl sideways, which results in a gap change between electrodes. Two electrothermal actuators are used for a second gap tuning mechanism for this topology. The outer stator frame is designed as three parallel beams to be curled same as the inner beams, which is important for curling match between inner and outer beams. There are two main drawbacks of this design. First, the inner beams curl down and curl sideways upon heating the inner frame. Curling down decreases the area and results a reduction in the capacitance. Curling sideways decreases the gap between beams, which increases the capacitance. These two effects are happening at the same time, and working against each other, to reduce the potential tuning range. The second drawback is related to the electrothermal actuator. Fixed-fixed beams used in the actuator displace less than a folded-flexure design.

The second design of the 1st generation gap & area tuning capacitors is shown in Figure 2.8(b). Again interdigitated beams are used for producing the capacitance. The two drawbacks from the previous design were solved. Folded-flexure actuators are used. No lateral offsets are designed into the beams, so there is no lateral curl in the actuator and a mechanical latch mechanism is applied to the design, which was explained more detail in Section 2.1.4. The stator beams are anchored to two outer frames instead of one, and the rotor beams are anchored to an inner frame. An electrothermal heater in the inner frame provides vertical actuation for area tuning. A folded-flexure electrothermal actuator located at the base of
the inner frame is used to change the gaps between the beams. The drawback of this design is the large curl mismatch between the stator and rotor beams, since these beams are not anchored along a common axis. This curl mismatch results in a greatly reduced overall capacitance.

![Diagrams of RF MEMS capacitors](image)

**Figure 2.8.** Layouts of 1st generation gap & area tuning RF MEMS capacitors, (a) first design in Austria Mikro System (AMS) 0.6 µm CMOS process, (b) second design in Agilent 0.5 µm CMOS process, (c) close view of the beam part with the engaged offset.

A vertical latch mechanism similar to the one in Figure 2.5 is used in the second design. The vertical electrothermal beam in Figure 2.5(b) corresponds to the inner frame in Figure 2.8(b). For the first state, when the inner frame latches below the latch actuator, the rotor beams move to a vertical level that is lower than the stator. At that position, the area between the beams decreases, which results a decrease
in capacitance. For the second state, when the inner frame latches above the latch actuator, the stator and rotor beams are aligned in the same vertical plane. At that position, the area between the beams is maximum, and therefore capacitance is also maximum.

2nd Generation Capacitors with Gap & Area tuning:

There are two different designs for the 2nd generation capacitors. The layout of the first design is shown in Figure 2.9(a). An array of interdigitated fingers is used for producing the capacitance of the designs. The finger array improves the tuning range, compared to the ones with interdigitated beams. By

Figure 2.9. Layout of 2nd generation gap & area tuning RF MEMS capacitors, (a) first design in TSMC 0.35 µm CMOS process, (b) layout configuration of fingers, (c) disengaged configuration of fingers, (d) engaged configuration of fingers.
using the interdigitated fingers, the capacitance per unit area is increased compared to the interdigitated beams from the 1\textsuperscript{st} generation designs, which results in the tuning range improvement. Folded flexure electrothermal actuators are connected to each side of the inner rotor frame. The operation of the fingers is illustrated in Figure 2.9 as layed out (b), engaged (c) and disengaged (d). When the capacitors are released, the inner frame and fingers are intended to self-assemble to disengage the fingers (Figure 2.9(c)). When the gaps between the finger ends and between the inner and outer beams are 2.3 µm, the minimum capacitance should be seen. This configuration is named as “disengaged” (Figure 2.9(c)). Electrothermal actuation is intended to displace the inner frame to engage the fingers (Figure 2.9(d)). The gap between the fingers is designed to be 0.4 µm and the gap between the inner and the outer beams should be 8 µm. This design is classified as gap & area tuning, but after the gap between the fingers becomes 0.4 µm, it is actually only area tuning. The second design of the 2\textsuperscript{nd} generation gap & area tuning capacitors is aimed for a 0.1 pF to 1 pF capacitance range, which is useful for RF filter design. The 1\textsuperscript{st} design is aimed for 50 fF to 300 fF capacitance range, because for these ranges the capacitor area is small, which results in less curl mismatch between the two electrodes of the capacitor.

Both 2\textsuperscript{nd} generation (Figure 2.9) gap & area tuning capacitors include lateral latch mechanisms. In the first design (Figure 2.9), the dimensions of the peg slots in the latch mechanism were not designed correctly. The latch mechanism should be symmetric to the y-axis and have at least two groups of peg-slots. These two mistakes were solved for the second design of the 2\textsuperscript{nd} generation gap & area tuning capacitors.

The second, revised, design used a lateral latch mechanism similar to the one in Figure 2.6. The plate with a peg, which is fixed from one side in Figure 2.6, corresponds to the inner frame in Figure 2.10(a). The latch mechanism for this capacitor is symmetric to y-axis and has two groups of peg-slot structures. The inner frame has two positions, like the plate-actuator in Figure 2.6. For the first position, when the pegs latch in the slot after self-assembly, the fingers connected to the inner beam move to a disengaged configuration, as shown in Figure 2.9(c). At that position, gaps between the fingers become
4 µm, which results in the minimum capacitance. Similarly for the second position of the latch, after sequential steps like the ones in Figure 2.6, the fingers connected to inner beam move to an engaged configuration, as shown in Figure 2.9(d). At that position, gaps between the fingers become 0.6 µm, which results in the maximum capacitance.

There are two important dimensions of the lateral latch structures, those are distance $a$ and distance $b$, as shown in Figure 2.10(b). Distance $b$ is equal to the displacement of the rotor beams from initial layout to the disengaged configuration (2 µm). Distance $a$ is equal to the displacement from the disengaged to the engaged configuration (18.4 µm).

![Diagram of lateral latch structures](image)

**Figure 2.10.** (a) layout of 2nd generation gap & area tuning RF MEMS capacitors Jazz 0.35 µm BICMOS process, (b) closer view of latch mechanism.

### 2.2.1.1 Analytical Calculations for Tuning Ranges and Quality Factors

Building analytical calculations for capacitance specifications is one of the important pieces in the design process. For RF filter and VCO circuits, a lot of iteration is required for setting center frequencies, tuning ranges and other circuit specifications like phase noise for VCO’s or quality factor for
RF filter’s. Using finite element analysis (FEA) for these iteration processes is time consuming, so it is difficult to make all desired iterations by using FEA. This need motivates analytic models for important capacitor specifications, like $C_{\text{MAX}}$, $C_{\text{MIN}}$ and quality-factor versus frequency. In Section 2.2.1.2, after the simulation results are presented, a comparison between those simulation results and analytic results from this section will be shown.

Figure 2.11. Different configurations to show main and 2nd order parameters for 2nd generation gap & area tuning capacitors, (a) layout view, (b) closer view of finger parts in layout configuration, (c) closer view of finger parts in engaged configuration, (d) closer view of finger parts in disengaged configuration.
Analytical Equations for $C_{\text{MAX}}$ and $C_{\text{MIN}}$:

The most mature gap & area tuning capacitors will be analyzed to calculate the maximum and minimum capacitance. Two equations for the parallel plate will be used for analysis. The first equation (2.11) neglects the fringing field effects, and the second equation (2.12) is making simple assumption of fringing fields [46]

$$ C = \varepsilon_0 \varepsilon_r \left[ \frac{hL}{g} + 2h + 2L \right] $$

(2.12)

where $g$ is the gap between parallel plates, $h$ is thickness, $L$ is the length, $A$ ($A=h\times L$) is area between parallel-plate electrodes. A closer view of the capacitor is shown in Figure 2.11 to illustrate the design parameters. The definitions, symbols, and the values for the main parameters to calculate $C_{\text{MAX}}$ and $C_{\text{MIN}}$ are shown in Table-2.3.

<table>
<thead>
<tr>
<th>Definitions of main parameters for 2nd generation gap &amp; area tuning RF MEMS capacitor</th>
<th>Parameter symbols</th>
<th>Parameter values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Finger width</td>
<td>$W_f$</td>
<td>2.6 µm</td>
</tr>
<tr>
<td>Finger length</td>
<td>$L_f$</td>
<td>15 µm</td>
</tr>
<tr>
<td>Number of finger groups</td>
<td>$N$</td>
<td>5</td>
</tr>
<tr>
<td>Number of fingers in one group</td>
<td>$n$</td>
<td>40</td>
</tr>
<tr>
<td>Gap between the finger on the side (engaged configuration)</td>
<td>$g_1$</td>
<td>0.6 µm</td>
</tr>
<tr>
<td>Gap between the finger at the tip (engaged configuration)</td>
<td>$g_2$</td>
<td>0.6 µm</td>
</tr>
<tr>
<td>Distance between fingers (layout configuration)</td>
<td>$d_1$</td>
<td>2.0 µm</td>
</tr>
<tr>
<td>Distance between beams (layout configuration)</td>
<td>$d_2$</td>
<td>6.0 µm</td>
</tr>
<tr>
<td>Minimum displacement needed for self-assembly</td>
<td>$d_3$</td>
<td>2.0 µm</td>
</tr>
<tr>
<td>Total thickness</td>
<td>$h$</td>
<td>~10.0 µm (confidential)</td>
</tr>
<tr>
<td>Beam width</td>
<td>$W_b$</td>
<td>6.0 µm</td>
</tr>
</tbody>
</table>

Table 2.3. Definitions, symbols, and values for main parameters of 2nd generation gap & area tuning RF MEMS capacitors.

There are some other 2nd order parameters, which can be calculated from these main parameters and are defined in Table-2.4. These parameters will be used in the equations for calculating $C_{\text{MAX}}$ and $C_{\text{MIN}}$. The equations for these 2nd order parameters are shown from (2.13) to (2.19), and all 2nd order parameters are expressed by main parameters:
Table 2.4. Definitions and symbols for 2nd order parameters of 2nd generation gap & area tuning RF MEMS capacitors.

<table>
<thead>
<tr>
<th>Definitions of 2nd order parameters for 2nd generation gap &amp; area tuning RF MEMS capacitors</th>
<th>Parameter symbols</th>
</tr>
</thead>
<tbody>
<tr>
<td>Finger gaps at the tip (disengaged configuration)</td>
<td>$g_3$</td>
</tr>
<tr>
<td>Gap between two finger tips (disengaged conf.)</td>
<td>$g_4$</td>
</tr>
<tr>
<td>Gap between two finger sidewalls (disengaged conf.)</td>
<td>$g_5$</td>
</tr>
<tr>
<td>Gap between finger tip and sidewall (disengaged conf.)</td>
<td>$g_6$</td>
</tr>
<tr>
<td>Gap between the beams (engaged configuration)</td>
<td>$g_7$</td>
</tr>
<tr>
<td>Gap between the beams (disengaged configuration)</td>
<td>$g_8$</td>
</tr>
<tr>
<td>Beam length</td>
<td>$L_b$</td>
</tr>
</tbody>
</table>

\[
g_3 = L_f + d_1 + d_3 \tag{2.13}
\]

\[
g_4 = \sqrt{(W_f + g_1)^2 + (d_2 - d_3)^2} \tag{2.14}
\]

\[
g_5 = \sqrt{(L_f + d_2 - d_3)^2 + (g_1)^2} \tag{2.15}
\]

\[
g_6 = \sqrt{(W_f + g_1)^2 + \left(\frac{L_f}{2}\right)^2} \tag{2.16}
\]

\[
g_7 = L_f + d_1 + d_3 \tag{2.17}
\]

\[
g_8 = d_2 - d_3 \tag{2.18}
\]

\[
L_b = 2(n-1)(W_f + g_1) \tag{2.19}
\]

Displacement $d_3$ is the amount that the inner frame moves from layout configuration to disengaged configuration. In Figure 2.11, all main and 2nd order parameters except $d_3$ are indicated in layout view (a), in the engaged configuration (b) and in the disengaged configuration (c).

**$C_{MAX}$ Calculation**

$C_{MAX}$ is the total capacitance of the MEMS capacitor when it is in engaged configuration. For the 1st method, (2.11) will be used to find capacitance without fringing fields. When calculating the $C_{MAX}$, it can be distributed to three parts: $C_{enga1}$ is the total capacitance between the finger parts, $C_{enga2}$ is the total
capacitance between the trusses and $C_{enga3}$ is the total fixed capacitance between one side of the electrode to the substrate and ground parts around capacitors. Using (2.11), $C_{enga3}$ is calculated as 31 fF.

\[
C_{enga1} = \frac{2(n-1)N\epsilon hL_f}{g_1} + \frac{2(n-1)N\epsilon hW_f}{g_2}
\]  
(2.20)

\[
C_{enga2} = \frac{N\epsilon hL_{gb}}{g_7}
\]  
(2.21)

The maximum capacitance is

\[
C_{MAX} = C_{enga1} + C_{enga2} + C_{enga3}
\]  
(2.22)

using the main parameters values Table-2.3, the maximum capacitance value is calculated as 868 fF.

When fringing fields are not neglected, (2.12) is then used for the parts of the capacitance with fringing are

\[
C_{enga1} = 2(n-1)N\epsilon \left( \frac{hL_f}{g_1} + 2h + 2L_f \right) + 2(n-1)N\epsilon \left( \frac{hW_f}{g_2} + 2h + 2W_f \right)
\]  
(2.23)

\[
C_{enga2} = N\epsilon \left( \frac{hL_{gb}}{g_7} + 2h + 2L_{gb} \right)
\]  
(2.24)

and $C_{enga3}$ is calculated as 39 fF. The maximum capacitance with fringing field is calculated as 1298 fF from the Table-2.3 parameters. The fringing capacitance accounts for 33.12% of the capacitance.

$C_{MIN}$ Calculation

$C_{MIN}$ is the total capacitance of the MEMS capacitor when it is in disengaged configuration. First, the minimum capacitance, neglecting fringing will be calculated using a simplistic parallel-plate portioning as shown in Figure 2.12(a). $C_{MIN}$ can be distributed to three parts: $C_{disen1}$ is the total capacitance between the fingers. $C_{disen2}$ is the total capacitance between the yokes and $C_{disen3}$ is the total fixed capacitance between one side of the electrode to the substrate and ground parts around capacitors. $C_{disen1}$ is sum of $C_{disen1a}$, $C_{disen1b}$, $C_{disen1c}$, and $C_{disen1d}$, as defined in Figure 2.12(a).
Figure 2.12. Models to calculate capacitance for disengaged configuration, (a) 1st method, (b) 2nd method.

\[
C_{\text{disen}} = C_{\text{disen}1a} + C_{\text{disen}1b} + C_{\text{disen}1c} + C_{\text{disen}1d} = 2N(n-1)\epsilon h \left( \frac{W_f}{g_3} + \frac{W_f}{g_4} + \frac{L_f}{g_5} + 2\frac{W_f}{g_6} \right) \quad (2.25)
\]

\[
C_{\text{disen2}} = \frac{N\epsilon h L_b}{g_8} \quad (2.26)
\]

\[
C_{\text{MIN}} = C_{\text{disen1}} + C_{\text{disen2}} + C_{\text{disen3}} \quad (2.27)
\]

From the main parameters values in Table-2.3, the minimum capacitance is 128 fF, where \(C_{\text{disen3}}\) is calculated to be 31 fF.

To calculate \(C_{\text{disen1}}\) with fringing fields, the model in Figure 2.12(b) should be used rather than the one in Figure 2.12(a). If we take the same model, the fringing fields are included more than one time.

\[
C_{\text{disen1}} = 2(n-1)\epsilon \left( \frac{h(W_f + L_f + g_1)}{L_f + g_8} + 2h + 2(W_f + L_f + g_1) \right) \quad (2.28)
\]

\[
C_{\text{disen2}} = \frac{N\epsilon h L_b}{g_8} + 2h + 2L_b \quad (2.29)
\]

where \(C_{\text{disen3}}\) is calculated as 39 fF. The \(C_{\text{MIN}}\) value with fringing fields is calculated as 313 fF from the values in Table-2.3. These four analytically calculated results will be compared with FEA simulation results in Section 2.2.1.2.
Analytical Equations for Quality Factor:

The quality factor (Q) is a measure of the loss of RF MEMS capacitor, and is defined as

\[ Q = \frac{\text{average energy stored}}{\text{energy loss / cycle}} \quad (2.30) \]

The tunable capacitor is modeled as the series L, C and R model shown in Figure 2.13(a). Impedance, Z, of the capacitor is

\[ Z = R_s + j \left( \omega L_s - \frac{1}{\omega C} \right) \quad (2.31) \]

The capacitor Q is then

\[ Q = \frac{|\text{Im}(Z)|}{\text{Re}(Z)} = \frac{1}{\omega CR_s} \quad (2.32) \]

The 2nd generation gap & area tuning capacitor will be analyzed to calculate Q versus frequency from 400MHz to 6GHz. The definitions, symbols, and the values for Jazz process of these new parameters to calculate Q are shown in Table-2.5. Rs in (2.32) is the total resistance coming from metal interconnect used in the capacitor. The assumption is made that metal layers in parallel and connected electrically through vias behave as the parallel combination of individual metal lines. Rshe1, Rshe2, Rshe3 and Rshe4 are the sheet resistances of metal1, metal2, metal3 and metal4 respectively. Rs has a component from the actuators, Ractuator and a component from finger-frame parts, Rfinger_frame.

<table>
<thead>
<tr>
<th>Definitions of parameters for 2nd generation gap &amp; area capacitor to calculate Q</th>
<th>Parameter symbols</th>
<th>Parameter values in Jazz 0.35 µm BICMOS process</th>
</tr>
</thead>
<tbody>
<tr>
<td>Beam length in the actuator</td>
<td>Lbeam</td>
<td>200 µm</td>
</tr>
<tr>
<td>Beam width for metal3 in the actuator</td>
<td>Wbeam1</td>
<td>1.5 µm</td>
</tr>
<tr>
<td>Beam width for lower metal layers in the actuator</td>
<td>Wbeam2</td>
<td>0.9 µm</td>
</tr>
<tr>
<td>Plate length in the actuator</td>
<td>Lplate</td>
<td>40 µm</td>
</tr>
<tr>
<td>Plate width in the actuator</td>
<td>Wplate</td>
<td>10 µm</td>
</tr>
<tr>
<td>Number of parallel beams in the actuator</td>
<td>Nbeam</td>
<td>5</td>
</tr>
<tr>
<td>Width of the both moving and static frames</td>
<td>Wframe</td>
<td>12.0 µm</td>
</tr>
<tr>
<td>Length of the static frame</td>
<td>Lframe1</td>
<td>250.0 µm</td>
</tr>
<tr>
<td>Length of the moving frame</td>
<td>Lframe2</td>
<td>360.0 µm</td>
</tr>
</tbody>
</table>

Table 2.5. Definitions, symbols, and values for parameters to calculate Q of 2nd generation gap& area tuning RF MEMS capacitors.
Figure 2.13. (a) series model for capacitor, (b) capacitor layout to show the parameters that are used for calculating $Q$, (c) closer view of the actuator to show more parameters.

\[ R_s = 2R_{\text{actuator}} + R_{\text{finger–frame}} \]  
(2.33)

\[ R_{\text{actuator}} = R_{\text{beam}} + R_{\text{plate}} \]  
(2.34)

\[ R_{\text{beam}} = \frac{2L_{\text{beam}}}{N_{\text{beam}}W_{\text{beam1}}} (R_{\text{she3}}) + \frac{2L_{\text{beam}}}{N_{\text{beam}}W_{\text{beam2}}} \left( \frac{R_{\text{she1}}R_{\text{she2}}}{R_{\text{she1}} + R_{\text{she2}}} \right) \]  
(2.35)

\[ R_{\text{plate}} = \frac{2L_{\text{plate}}}{W_{\text{plate}}} \left( \frac{R_{\text{she3}}R_{\text{she2}}}{R_{\text{she3}} + R_{\text{she2}}} \right) \]  
(2.36)

\[ R_{\text{finger–frame}} = R_{\text{finger}} + R_{\text{frame}} \]  
(2.37)
\[ R_{\text{frame}} = \frac{2NL_b}{W_b}(R_{\text{shrT}}) + \frac{L_{\text{frame1}} + L_{\text{frame2}}}{W_{\text{frame}}}(R_{\text{shrT}}) \]  

(2.38)

\[ R_{\text{finger}} = \frac{2L_f}{W_f}nN(R_{\text{shrT}}) \]  

(2.39)

\[ R_{\text{shrT}} = \frac{R_{\text{shr1}}R_{\text{shr2}}R_{\text{shr3}}R_{\text{shr4}}}{R_{\text{shr2}}R_{\text{shr3}}R_{\text{shr4}} + R_{\text{shr1}}R_{\text{shr2}}R_{\text{shr3}}R_{\text{shr4}} + R_{\text{shr1}}R_{\text{shr2}}R_{\text{shr3}}R_{\text{shr4}} + R_{\text{shr1}}R_{\text{shr2}}R_{\text{shr3}}R_{\text{shr4}} + R_{\text{shr1}}R_{\text{shr2}}R_{\text{shr3}}R_{\text{shr4}} + R_{\text{shr1}}R_{\text{shr2}}R_{\text{shr3}}R_{\text{shr4}}} \]  

(2.40)

L\text{beam1}, W\text{beam1}, L\text{beam2}, W\text{beam2}, L\text{plate}, W\text{plate}, N\text{beam}, W\text{frame}, L\text{frame1}, and L\text{frame2} are defined in Figure 2.13(b, c). L\text{f}, W\text{f}, n, N, L\text{b}, W\text{b} were defined in Table-2.3 previously. The calculated \( R_S \) is 22.67 ohm for the capacitor in Jazz 0.35 µm BICMOS process and which is distributed as \( R_{\text{actuator}} = 1.85 \) ohm and a \( R_{\text{finger, frame}} = \)

![Graph](image)

**Figure 2.14.** Calculated quality factor versus frequency of 2nd generation gap & area tuning RF MEMS capacitors.

18.97 ohm. This calculated \( R_S \) value of 22.67 ohm and the \( C = C_{\text{MIN}} \) value of 313 fF are plugged into (2.28) for frequencies from 400 MHz to 6 GHz to generate a Q versus frequency plot in Figure 2.14. A comparison between this calculated Q and the measured Q will be presented in Section 3.2.1.

### 2.2.1.2 Simulation Results for Calculating Capacitance

Simulations for maximum and minimum capacitance will assess the accuracy of the analytical models. Simulating a whole capacitor design for \( C_{\text{MAX}} \) and \( C_{\text{MIN}} \) can take up to 24 hours, and sometimes simulation results in “out of memory” errors. Decreasing the number of elements or nodes in the FEA
model is one method to solve the time issue, but then decreasing the number of nodes can result in a
decrease in the accuracy of the simulation. Splitting the capacitor model into small pieces helps to solve
the time and accuracy issues. By using the parameters from Table-2.3, Table-2.4 and Table-2.5. By using
these parameters, a capacitor 3-D model is built and then split into pieces. FEA simulations for $C_{\text{MAX}}$ and
$C_{\text{MIN}}$ with these pieces were performed with Coventorware software [43]. In Figure 2.15, the 3D models
of fingers and beams are shown for engaged and disengaged configurations. The results for these
simulations are presented in Table-2.6 along with analytic values for $C_{\text{MAX}}$ and $C_{\text{MIN}}$ from the previous
section. This comparison shows that analytic values without fringing match best within the simulated
results.

![Disengaged and Engaged Configurations](image)

**Figure 2.15.** (a) 3-D simulated split part for disengaged configuration, (b) 3-D simulated split part for engaged
configuration.

<table>
<thead>
<tr>
<th></th>
<th>Simulated with FEA (Coventorware)</th>
<th>Analytic Calculation (without fringing fields)</th>
<th>Analytic Calculation (without fringing fields)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_{\text{MIN}}$ (disengaged)</td>
<td>117 fF</td>
<td>128 fF</td>
<td>313 fF</td>
</tr>
<tr>
<td>$C_{\text{MAX}}$ (engaged)</td>
<td>969 fF</td>
<td>868 fF</td>
<td>1298 fF</td>
</tr>
</tbody>
</table>

**Table 2.6.** Comparison between simulated and calculated $C_{\text{MIN}}$, $C_{\text{MAX}}$ results for 2nd generation gap& area
tuning capacitors.
2.2.2 Gap Tuning Topologies

For the gap tuning topologies, only the gap between the electrodes is changing to achieve high ratios between maximum and minimum capacitance of the designs. A single topology, shown in Figure 2.16(a) was explored, with design sizes for two targeted $C_{\text{MAX}}/C_{\text{MIN}}$ ranges: 0.1 pF to 0.4 pF and 0.2 pF to 1 pF. Only the 0.2pF to 1pF design will be analyzed here. The layout of this design is shown in Figure 2.16(a). Long interdigitated fingers are used for producing the capacitance. The stator fingers are anchored to the outer frame, and the rotor fingers are anchored to the inner frame. The “engaged” gap is designed to be 0.2 µm (maximum capacitance) and the “disengaged” gap is 5µm (minimum capacitance) with rotor fingers midway between the stator fingers.

Lateral latch mechanisms are included in the gap tuning capacitors. The latch mechanism for these two capacitors is completely same with the latch explained in Section 2.2.1. For the 0.2 pF to 1 pF design, distance $a$ is 4.8 µm and distance $b$ is 2µm.

2.2.2.1 Analytical Calculations for Tuning Ranges and Quality Factors

$C_{\text{MAX}}$ Calculation

A closer view of the 0.2 pF to 1 pF capacitor is shown in Figure 2.16(b, c) to illustrate the design parameters. The definitions, symbols, and the values of the main parameters are shown in Table-2.7.

<table>
<thead>
<tr>
<th>Main parameters</th>
<th>Parameter symbols</th>
<th>Design #1</th>
<th>Design#2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of beam groups</td>
<td>$N$</td>
<td>12</td>
<td>16 µm</td>
</tr>
<tr>
<td>Beam length</td>
<td>$L_b$</td>
<td>240 µm</td>
<td>210 µm</td>
</tr>
<tr>
<td>Small gap between the beams (engaged configuration)</td>
<td>$g_1$</td>
<td>0.2</td>
<td>0.2 µm</td>
</tr>
<tr>
<td>Large gap between the beams (engaged configuration)</td>
<td>$g_2$</td>
<td>9.8 µm</td>
<td>5.8 µm</td>
</tr>
<tr>
<td>Gap between the beams (disengaged configuration)</td>
<td>$g_3$</td>
<td>5.0 µm</td>
<td>3.0 µm</td>
</tr>
<tr>
<td>Total thickness</td>
<td>$h$</td>
<td>~10.0 µm</td>
<td>~10.0 µm</td>
</tr>
</tbody>
</table>

Table 2.7. Definitions, symbols, and values for the main parameters of for two design of 0.2 pF to 1 pF gap tuning RF MEMS capacitor.

Fringing fields will be neglected in a first calculation of maximum capacitance, $C_{\text{MAX}}$. $C_{\text{MAX}}$ is distributed into two parts: $C_{\text{engal}}$ is the total capacitance between the fingers coming from the small and
large gap side, and $C_{enga2}$ is the total fixed capacitance between one side of the electrode to the substrate and ground parts. $C_{enga2}$ is calculated as 29 fF.

![Diagram](image)

**Figure 2.16.** (a) Different configurations to show main parameters for 2nd gap tuning capacitors (a) layout view, (b) closer view of beam parts in disengaged configuration, (c) closer view of finger parts in engaged configuration.

$$C_{enga1} = \frac{NcLb}{g_1} + \frac{NcLb}{g_2}$$  \hspace{1cm} (2.41)

$$C_{MAX1} = C_{enga1} + C_{enga2}$$  \hspace{1cm} (2.42)

Using parameter values from Table-2.7, the $C_{MAX}$ value without fringing is 1284 fF for design#1 and 1514 fF for design#2. The capacitance including fringing field, uses a different equation for engaged capacitance

$$C_{enga1} = N\varepsilon \left( \frac{hLb}{g_1} + 2h + 2Lb \right) + N\varepsilon \left( \frac{hLb}{g_2} + 2h + 2Lb \right)$$  \hspace{1cm} (2.43)
Cengage2 is calculated as 29 fF. The maximum capacitance value with fringing is calculated as 1398 fF for design#1 and 1645 fF for design#2.

**C_MIN Calculation**

The minimum capacitance neglecting fringing fields, can be distributed to two parts $C_{\text{disen}1}$ and $C_{\text{disen}2}$, corresponding to the partitioning from the C_MAX calculations.

$$C_{\text{disen}1} = \frac{2N\varepsilon hL_b}{g_3}$$  \hspace{1cm} (2.44)

$C_{\text{disen}2}$ is calculated as 37 fF. the C_MIN value without fringing is calculated as 128 fF for design#1 and 221 fF for design#2.

With fringing fields

$$C_{\text{disen}1} = 2N\varepsilon \left( \frac{hL_b}{g_3} + 2h + 2L_b \right)$$  \hspace{1cm} (2.45)

and $C_{\text{disen}2}$ is calculated as 37 fF. The C_MIN value with fringing is calculated as 242 fF for design#1 and 354 fF for design #2.

**Analytical Equations for Quality Factor:**

The calculations of Q for gap tuning capacitor design in Jazz 0.35 µm BICMOS process are similar to those done in Section 2.2.1.1. Calculations from (2.36) to (2.38) for $R_{\text{actuator}}$ are same with this capacitor design. The parameter values of the gap tuning designs are: $L_{\text{beam}} = 180$ µm, $N_{\text{beam}} = 4$, $W_b = 3$ µm, $L_{\text{frame}1} = 190$µm and $L_{\text{frame}2} = 290$µm. The calculated value for $R_{\text{actuator}}$ is 2.064 Ω. The equation for $R_S$ and $R_{\text{frame}}$ are different and given by

$$R_S = 2R_{\text{actuator}} + R_{\text{beam}_\text{-frame}}$$  \hspace{1cm} (2.46)

$$R_{\text{beam}_\text{-frame}} = R_{\text{beam}} + R_{\text{frame}}$$  \hspace{1cm} (2.47)

$$R_{\text{frame}} = \frac{L_{\text{frame}1} + L_{\text{frame}2}}{W_{\text{frame}}} (R_{\text{shC}})$$  \hspace{1cm} (2.48)
\[ R_{frame} = \frac{(2N + 1)L_R}{W_b} \left( R_{in} \right) \]

(2.49)

The calculated Rs value of 20.42 Ω and the C value of 221 fF were plugged into (2.28) for frequencies from 400 MHz to 6 GHz to generate the Q versus frequency plot in Figure 2.17.

![Figure 2.17. Analytically calculated quality factor versus frequency of gap tuning design#2.](image)

**2.2.2.2 Simulation Results for Calculating Capacitance**

FEA and calculated results for design#1 are shown in Table-2.8. The analytic calculation without fringing fields comes closest to the FEA results.

<table>
<thead>
<tr>
<th></th>
<th>Simulated with FEA (Coventorware)</th>
<th>Analytic calculation (without fringing fields)</th>
<th>Analytic calculation (with fringing fields)</th>
</tr>
</thead>
<tbody>
<tr>
<td>C\textsubscript{MIN} (disengaged)</td>
<td>180 fF</td>
<td>128 fF</td>
<td>242 fF</td>
</tr>
<tr>
<td>C\textsubscript{MAX} (engaged)</td>
<td>1026 fF</td>
<td>1284 fF</td>
<td>1398 fF</td>
</tr>
</tbody>
</table>

**Table 2.8.** Comparison between simulated and calculated C\textsubscript{MIN} C\textsubscript{MAX} results for gap tuning design#1.
Chapter 3. Experimental results

Characterizing the fabricated devices is an important step in the design flow. To assess the accuracy of the models from Chapter 2, characterization results will be examined by comparing them with the analytical and simulation results. In Section 3.1, experimental measurement of the displacement and frequency response of micro-mover test structures will be presented. The performance of tunable capacitors that use the micro-movers and latch mechanisms will be presented in Section 3.2.

3.1 Characterization of Self Assembling and Electrothermal Actuators

Characterization results for various micro-mover designs in different CMOS/BICMOS processes will be presented in this section. Three basic characterizations include self assembly lateral displacement, electrothermal lateral displacement versus temperature (or input power) and frequency response to measure thermal time constant and mechanical resonance frequency. For some recent micro-mover designs, a brief comparison between the measured results and the analytic-simulated results will be presented. More detailed comparisons and discussions will be presented in Section 4.1.

3.1.1 Lateral Displacement from Self-assembly

The scanning electron micrographs (SEM) of fabricated micro-movers in the AMS 0.6 µm CMOS process and the Agilent 0.5 µm CMOS process are given in Figure 3.1(a, b). Self-assembly displacements in these processes are measured by taking close-up SEMs of the moving piston and comparing with the layout view. In the AMS 0.6 µm CMOS process, measured lateral self-assembly displacement is 6.8 µm for a 3-metal micro-mover with the design parameters: L_{beam}= 100 µm, W_{beam1}= 1.5 µm, W_{beam2}= 0.9 µm, L_{plate}= 40 µm, W_{plate}= 8 µm, d_{offset}= 0.3 µm and N_{beam}= 3. In the Agilent 0.5 µm CMOS process, measured lateral self-assembly displacement is 2.3 µm for a micro-mover with the same design parameters. The direction of the self-assembly is as predicted in Section 2.1.1 in the AMS 0.6 µm CMOS process and that shows that the all-oxide side of the beam is more compressive than the side with embedded metal layers. The self-assembly direction is in the opposite direction in the Agilent 0.5 µm...
CMOS process, indicating that the all-oxide side of the beam is less compressive than the side with the embedded metal layers.

Scanning electron micrographs of fabricated micro-movers in the TSMC 0.35 µm CMOS process are given in Figure 3.2(a, b). In the TSMC 0.35 µm CMOS process, the measured lateral self-assembly displacements are 0.3 µm for both full and half size 4-metal micro-movers with the same design parameters as above. The direction of the self-assembly is same as predicted in Section 2.1.1.

![Figure 3.1](image1.png)

**Figure 3.1.** Scanning electron micrograph of fabricated micro-movers, (a) in AMS 0.6 µm CMOS process, (b) in Agilent 0.5 µm CMOS process.

![Figure 3.2](image2.png)

**Figure 3.2.** Scanning electron micrograph of fabricated micro-movers in TSMC 0.35 µm CMOS process, (a) full-size actuator, (b) half-size actuator.

The scanning electron micrographs of a fabricated micro-mover in the Jazz 0.35 µm BICMOS process are given in Figure 3.3(a). The verniers at the side of the moving piston and at the static parts aid in measuring lateral displacement, as shown in Figure 3.3(b). By using these verniers, 0.1 µm resolution can be achieved. The comparison between the measured and simulated self-assembly displacements for
Device #1A, #8A and #4B is shown in Table-3.1. Measured and simulated results are matching well within 10% to 20%. Measured self-assembly displacement for some other micro-mover designs in the

![Image of micro-movers](image_url)

Figure 3.3. (a) Scanning electron micrograph of fabricated micro-movers in Jazz 0.35 µm BICMOS process, (a) SEM of the verniers at the tip of the actuator and static parts.

<table>
<thead>
<tr>
<th>Device Number</th>
<th>L_{beam}</th>
<th>W_{beam1}</th>
<th>W_{beam2}</th>
<th>L_{plate}</th>
<th>W_{plate}</th>
<th>d_{offset}</th>
<th>N_{beam}</th>
<th>Measured Lateral self-assembly displ.</th>
<th>Simulated Lateral self-assembly displ.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1A</td>
<td>200 µm</td>
<td>1.2 µm</td>
<td>0.6 µm</td>
<td>40 µm</td>
<td>10 µm</td>
<td>0.3 µm</td>
<td>5</td>
<td>10.5 µm</td>
<td>12.4 µm</td>
</tr>
<tr>
<td>8A</td>
<td>200 µm</td>
<td>1.5 µm</td>
<td>0.9 µm</td>
<td>40 µm</td>
<td>10 µm</td>
<td>0.3 µm</td>
<td>5</td>
<td>1.8 µm</td>
<td>2.0 µm</td>
</tr>
<tr>
<td>4B</td>
<td>100 µm</td>
<td>1.5 µm</td>
<td>0.9 µm</td>
<td>40 µm</td>
<td>10 µm</td>
<td>0.3 µm</td>
<td>5</td>
<td>0.3 µm</td>
<td>0.4 µm</td>
</tr>
</tbody>
</table>

Table 3.1. Comparison between simulated and measured lateral self-assembly displacement for three different micro-mover designs in Jazz 0.35 µm BICMOS process, with their design parameters.

<table>
<thead>
<tr>
<th>Device #</th>
<th>Metal composition</th>
<th>W_{beam1}</th>
<th>W_{beam2}</th>
<th>L_{beam}</th>
<th>W_{plate}</th>
<th>L_{plate}</th>
<th>N_{beam}</th>
<th>Via between metal layers</th>
<th>Measured Lateral self-assembly displ.</th>
</tr>
</thead>
<tbody>
<tr>
<td>6B</td>
<td>M1-M2(offset), M3(top)</td>
<td>1.5 µm</td>
<td>0.9 µm</td>
<td>200 µm</td>
<td>10 µm</td>
<td>40 µm</td>
<td>5</td>
<td>Yes</td>
<td>11 µm</td>
</tr>
<tr>
<td>5C</td>
<td>M1-M2(offset), M3(top)</td>
<td>1.5 µm</td>
<td>0.9 µm</td>
<td>100 µm</td>
<td>10 µm</td>
<td>40 µm</td>
<td>5</td>
<td>Yes</td>
<td>2.8 µm</td>
</tr>
<tr>
<td>4C</td>
<td>M1-M2(offset), M3(top)</td>
<td>1.5 µm</td>
<td>0.9 µm</td>
<td>100 µm</td>
<td>10 µm</td>
<td>40 µm</td>
<td>3</td>
<td>No</td>
<td>0.3 µm</td>
</tr>
<tr>
<td>7B</td>
<td>M1-M2(offset), M3(top)</td>
<td>1.5 µm</td>
<td>0.9 µm</td>
<td>100 µm</td>
<td>10 µm</td>
<td>40 µm</td>
<td>7</td>
<td>No</td>
<td>0.3 µm</td>
</tr>
<tr>
<td>5B</td>
<td>M1-M3(offset), M4(top)</td>
<td>2.6 µm</td>
<td>1.5 µm</td>
<td>100 µm</td>
<td>10 µm</td>
<td>40 µm</td>
<td>3</td>
<td>No</td>
<td>0.5 µm</td>
</tr>
<tr>
<td>6A</td>
<td>M1-M2(offset), M3(top)</td>
<td>2.6 µm</td>
<td>1.5 µm</td>
<td>200 µm</td>
<td>10 µm</td>
<td>40 µm</td>
<td>3</td>
<td>No</td>
<td>2.1 µm</td>
</tr>
<tr>
<td>3A</td>
<td>M1(offset), M2(top)</td>
<td>1.5 µm</td>
<td>0.9 µm</td>
<td>200 µm</td>
<td>10 µm</td>
<td>40 µm</td>
<td>5</td>
<td>No</td>
<td>1.1 µm</td>
</tr>
</tbody>
</table>

Table 3.2. Comparison between simulated and measured lateral self-assembly displacement for different micro-mover designs in Jazz 0.35 µm BICMOS process, with their design parameters.
Jazz 0.35 µm BICMOS process are given in Table-3.2, with their design parameters. The designs in Table-3.2 do not have field oxide under the lowest metal layer.

### 3.1.2 Lateral Displacement from Electrothermal Actuation

Lateral displacements from electrothermal actuation in the TSMC 0.35 µm CMOS process and the Jazz 0.35 µm BICMOS process will be presented in this section. Figure 3.4 is showing the electrothermal lateral displacement versus input power both half-size and full-size actuators in TSMC 0.35 µm CMOS process. Both actuators have the same design parameters: \( L_{\text{beam}} = 100 \mu \text{m}, \ W_{\text{beam}1} = 1.5 \mu \text{m}, \ W_{\text{beam}2} = 0.9 \mu \text{m}, \ L_{\text{plate}} = 40 \mu \text{m}, \ W_{\text{plate}} = 8 \mu \text{m}, \) and \( N_{\text{beam}} = 3. \) The full-size actuator has approximately 60% of the displacement at the same power input.

![Figure 3.4. Electrothermal lateral displacement versus input power for half-size and full-size actuators in TSMC 0.35 µm CMOS process.](image)

The lateral displacements from electrothermal actuation in Jazz 0.35 µm BICMOS process are measured at different temperatures (325 K, 350 K, 375 K, 400 K, 425 K, 450 K). The comparison between the measured and simulated electrothermal lateral displacements for Device#1A and #8A is shown in Table-3.3. Measured and simulated results are matching well within 10% to 20%.

### 3.1.3 Frequency Response and Thermal Time Constant

Mechanical frequency response due to thermal heating can be determined by measuring the lateral displacement optically at different frequencies using a MIT microvision system [47]. Measurement
results are shown in Figure 3.5(a, b) for a micro-mover in the Jazz 0.35 µm BICMOS process with the design parameters: $L_{\text{beam}} = 168 \mu m$, $W_{\text{beam1}} = 1.5 \mu m$, $W_{\text{beam2}} = 0.9 \mu m$, $L_{\text{plate}} = 43 \mu m$, $W_{\text{plate}} = 12 \mu m$, and $N_{\text{beam}} = 5$.

![Graph](image)

**Figure 3.5.** Mechanical frequency response of the micro-mover during the electrothermal actuation. (a) 10 Hz to 600 Hz. (b) 3 kHz to 200 kHz.

For the first step of characterization, measurements are taken from 10 Hz to 600 Hz to capture the $f_{3dB}$ bandwidth and the thermal time constant. The measured values are $f_{3dB} = 178$ Hz and $\tau = 1.12$ ms. Measured and analytically calculated $\tau$ results are matching within 11.6%. For the second step of characterization, measurements are taken from 3 kHz to 200 kHz to capture the mechanical resonant frequency. The measured value is $f_{\text{res}} = 26.3$ kHz, while the calculated value using layout dimensions is 36.9 kHz. Because of the considerably big difference between measured and calculated value, the parameter, $W_{\text{beam1}}$, is measured by taking a close view of the beam (Figure 3.6(a)). The measured value is $W_{\text{beam1}} = 1.3 \mu m$. When this measured value is entered to (2.10), the calculated value is found to be 30.5 kHz. With this consideration, measured and analytically calculated results are matching to within 15.9%.

### 3.1.4 Nanometer-scale Gap-closing Mechanism

A 1st generation nanometer-scale gap-closing mechanism is designed in the TSMC 0.35 µm CMOS process. Because of the small lateral displacement from self-assembly, the micro-movers did not
close the gap. The 2nd generation gap closing mechanism is fabricated in the Jazz 0.35 µm BICMOS process within a resonator application. From the SEM in Figure 3.6(b), the nanometer-scale gaps are observed. The gap between the resonator electrode and the micro-mover was 1.1 µm, and the gap between the micro-mover and the limit stop was 0.8µm. After released the structure, 0.3 µm nanometer-scale gap is achieved.

<table>
<thead>
<tr>
<th>Device Number</th>
<th>L_{beam} (µm)</th>
<th>W_{beam1} (µm)</th>
<th>W_{beam2} (µm)</th>
<th>L_{plate} (µm)</th>
<th>W_{plate} (µm)</th>
<th>N_{beam}</th>
<th>Lateral electrothermal actuation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>T of the actuator</td>
</tr>
<tr>
<td>1A</td>
<td>200</td>
<td>1.2</td>
<td>0.6</td>
<td>40</td>
<td>10</td>
<td>5</td>
<td>325 K</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>350 K</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>375 K</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>400 K</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>425 K</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>450 K</td>
</tr>
<tr>
<td>8A</td>
<td>200</td>
<td>1.5</td>
<td>0.9</td>
<td>40</td>
<td>10</td>
<td>5</td>
<td>325 K</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>350 K</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>375 K</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>400 K</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>425 K</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>450 K</td>
</tr>
</tbody>
</table>

**Table 3.3** A comparison between measured and simulated lateral displacement from electrothermal actuation for two different micro-mover designs in Jazz 0.35 µm BICMOS process.

**Figure 3.6** SEMs in the Jazz 0.35 µm BICMOS process, (a) the beam in the actuator, (b) nanometer-scale gap-closing mechanism.
3.2 Characterization of RF MEMS Tunable Capacitors

Characterization results for various capacitor designs in different CMOS and BICMOS processes will be presented in this section. The designs are listed in Table 3.4 with selected measured values. These characterizations include quality factor versus frequency for 400 MHz to several gigahertz (3-6 GHz) and capacitance versus control voltage. Data for quality factor and tuning characteristic measurements were taken by measuring the scattering(S)-parameters with an Agilent E8364A network analyzer. Custom matlab code, listed in Appendix 1, converts from S-parameters to quality factor and capacitance values.

The detailed post-CMOS micromachining flows are given in Appendix 2 for each foundry process used.

<table>
<thead>
<tr>
<th>Design #</th>
<th>Tuning Range</th>
<th>Process</th>
<th>Layout dimensions (µm×µm)</th>
<th>CMIN (fF)</th>
<th>CMAX (fF)</th>
<th>Q @ 1.5GHz</th>
<th>Power (mW)</th>
<th>V_TUNE (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMS1</td>
<td>14.4%</td>
<td>AMS 0.6 µm CMOS</td>
<td>170×220</td>
<td>153</td>
<td>175</td>
<td>24</td>
<td>25.5</td>
<td>12</td>
</tr>
<tr>
<td>Agilent1</td>
<td>35.9%</td>
<td>Agilent 0.5 µm CMOS</td>
<td>230×270</td>
<td>209</td>
<td>284</td>
<td>28</td>
<td>72</td>
<td>24</td>
</tr>
<tr>
<td>TSMC1</td>
<td>352.4%</td>
<td>TSMC 0.35 µm CMOS</td>
<td>228×250</td>
<td>42</td>
<td>148</td>
<td>52</td>
<td>34.2</td>
<td>12</td>
</tr>
<tr>
<td>Jazz1</td>
<td>36%</td>
<td>Jazz 0.35 µm BICMOS</td>
<td>390×500</td>
<td>280</td>
<td>380</td>
<td>5</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>IBM1</td>
<td>18%</td>
<td>IBM 6HP 0.25 µm BICMOS</td>
<td>220×350</td>
<td>265</td>
<td>313</td>
<td>17</td>
<td>13</td>
<td>4</td>
</tr>
</tbody>
</table>

Table 3.4 Selected characterization results for different designs.

3.2.1 Gap & Area Tuning Topologies

1st Generation Capacitors with Gap & Area tuning:

There are two different designs for 1st generation capacitors, one, AMS1, in the AMS 0.6 µm CMOS process and a later design, Agilent1, in the Agilent 0.5 µm CMOS process. The scanning electron micrographs of fabricated 1st generation capacitors are shown in Figure 3.7(a) and Figure 3.8(a). During CMOS post-processing, no releasing problems were observed.

Design AMS1 has a measured off capacitance of 153 fF and a measured Q of 24 at 1.5 GHz. The capacitance change at 1.5 GHz is measured from 153 fF to 175 fF within a 12 V control voltage and 25.5 mW actuator power. Measured tuning range is 14.4%, which is smaller than expected due to the lateral finger curl and fixed-fixed actuator issues explained in Section 2.2.1. The fingers exhibit excessive lateral beam curling, as shown in Figure 3.7 (b), to the point where the fingers touch each other by self-assembly. The snapped beams cannot move from their positions, and so cannot be tuned (Figure 3.7(b)).
Design Agilent1 has a measured capacitance change at 1.5 GHz 209 fF to 284 fF within a 24 V control voltage, and 72.4 mW actuator power, corresponding to a measured tuning range of 35.9%. The tuning characteristic is shown in Figure 3.9(b). The observed behavior between capacitance and controlling voltage is opposite from the original design intention. Increasing heating power was expected to decrease the capacitance, as the finger gap increased. The reason for the measured behavior is due initial curl mismatch between adjacent fingers. When the inner frame is heated, it curls down as expected. However, the fingers also curl down, since they are also heated. The net effect is that the finger sidewall overlap area increases with heating. The vertical latch mechanism did not work, because the electrothermal actuators in Agilent 0.5 µm CMOS process displaced laterally in an opposite way of the intended direction upon release. Measured $S_{11}$ parameters of the Agilent1 design is shown in Figure 3.8(b) from 45 MHz to 3 GHz.
Figure 3.8. (a) Scanning electron micrograph (SEM) of a fabricated Agilent1 design, (b) Measured $S_{11}$ parameters of the Agilent1 design.

Figure 3.9. RF characterization of the Agilent1 design, (a) measured quality factor from 400 MHz to 3GHz, (b) measured tuning characteristic (capacitance versus controlling voltages).
Measured Q values at minimum capacitance versus frequency from 400MHz to 3GHz are shown in Figure 3.9(a). The device has a Q above 38 up to 1 GHz and is 28 at 1.5 GHz. The power and the controlling voltages are larger for Agilent1 design, because the area of the capacitor and capacitance range of the Agilent1 design is bigger than the ones for AMS1 design.

2nd Generation Capacitors with Gap & Area tuning:

The 2nd generation capacitors are the TSMC1-4 and Jazz1 designs listed in Table 3.4 and Table 3.5. No releasing problems were observed for the TSMC 0.35 µm CMOS process.

Four different test capacitors were designed for the finger design topology in the TSMC 0.35 µm CMOS process. Three design parameters are changed. The first parameter is the type of the tuning actuator, called “half-size” and “full-size”. A capacitor with a full-size actuator is shown in Figure 3.10(a), and one with a half-size actuator is shown in Figure 3.10(b). The second parameter, the number of finger yokes, is either 4 or 6. One finger yoke is identified in Figure 3.11(a). The third parameter is the offset of the lower metal layers in the electrothermal actuator parts. Some of the capacitors have offset on one side of the actuator beams, while others offset on the opposite side. When these capacitors were designed, the direction of electrothermal motion and self-assembly was not known. The summary of the experimental results of different TSMC test devices for area, C_MAX, C_MIN, tuning range, controlling voltage (V_TUNE), actuator power and Q are shown in Table-3.5.

<table>
<thead>
<tr>
<th>Design #</th>
<th>Tuning Range</th>
<th>Actuator, Finger Yokes</th>
<th>Layout dimensions (µm×µm)</th>
<th>C_MIN (fF)</th>
<th>C_MAX (fF)</th>
<th>Q @ 1.5GHz</th>
<th>Power (mW)</th>
<th>V_TUNE (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TSMC1</td>
<td>352.4%</td>
<td>Full, 6yokes</td>
<td>228×250</td>
<td>42</td>
<td>148</td>
<td>52</td>
<td>34.2</td>
<td>12</td>
</tr>
<tr>
<td>TSMC2</td>
<td>352.4%</td>
<td>Full, 4yokes</td>
<td>228×230</td>
<td>40</td>
<td>98</td>
<td>40</td>
<td>27.1</td>
<td>12</td>
</tr>
<tr>
<td>TSMC3</td>
<td>352.4%</td>
<td>Half, 6yokes</td>
<td>150×250</td>
<td>53</td>
<td>108</td>
<td>35</td>
<td>22.4</td>
<td>6</td>
</tr>
<tr>
<td>TSMC4</td>
<td>352.4%</td>
<td>Half, 4yokes</td>
<td>150×230</td>
<td>35</td>
<td>102</td>
<td>48</td>
<td>18.3</td>
<td>6</td>
</tr>
</tbody>
</table>

Table 3.5. Experimental results for tunable capacitors in 0.35 µm TSMC CMOS process.

Measured tuning ranges are larger than those for the prior AMS1 and Agilent1 designs. The main reason for this improvement in tuning range is the finger-yoke design. The measured tuning characteristics for the TSMC1 and TSMC4 devices are shown in Figure 3.12(a) and (b) respectively. For
both of the devices in Figure 3.11 and Figure 3.12, the opposite offset direction compared to the layout of
the actuator in Figure 2.1 was designed. Unfortunately the measured motion is the opposite of the desired

![Diagram](image)

**Figure 3.10.** Scanning electron micrograph (SEM) of a fabricated TSMC1 and TSMC3 gap & area tuning capacitor, (a) TSMC1 capacitor with full-size actuators (b) TSMC3 capacitor with half-size actuators.

motion to engage the fingers. The correct orientation of the offset of metal layers in the actuator beams
was not known when designed. In Figure 3.12, after releasing the capacitor, the inner frame displaces due
to self-assembly and the fingers move to their engaged position. The fingers become disengaged, when
the controlling voltage is around 3 V for the capacitor design with half size actuators and 6 V for the one
with full-size actuators. The gaps between the fingers and between the inner and outer beams are 2.3 µm,
when the minimum capacitances are encountered, as seen in Figure 3.12. If the controlling voltages are
increased, the inner frame moves further and maximum capacitance is achieved when the inner yokes and
outer yokes get closer to each other. For the engaged position, the capacitance values are 4 times lower
than expected, because the finger did not engage all the way. The fingers only engaged 1 µm into 4.6 µm
deep-gap. Processing issues contributing to the inability to engage included the presence of a polymer
film on the sidewalls of the fingers and the bloating of the top metal-4 layer. The net effect is that the
Figure 3.11. (a) one finger yoke in a capacitor, which has 4 finger yokes, (b) measured quality factor from 400 MHz to 3GHz for TSMC4 capacitor with half-size actuators and 4 finger yokes.

Figure 3.12. Measured tuning characteristic (capacitance versus controlling voltages) of 2nd generation gap & area tuning capacitors, (a) TSMC1 capacitor with full-size actuator and 6 finger yokes, (b) for TSMC4 capacitor with half-size actuator and 4 finger yokes.
fingers are wider than the layout dimension by about 0.3 \mu m. The latch mechanism did not work, because of the incorrect design orientation of the actuator metal offsets.

Measured Q values (at minimum capacitance) versus frequency from 400MHz to 3GHz for the TSMC4 device, which employs 4 finger groups and half-size actuators are shown in Figure 3.11(b). These 2\textsuperscript{nd} generation capacitor designs have higher Q values and less power consumption compared to 1\textsuperscript{st} generation designs. All 4 metals layers are used in parallel to decrease the series resistance. In contrast, the 1\textsuperscript{st} generation designs employ only three metal interconnect layer in parallel.

The scanning electron micrograph of a fabricated Jazz1 2\textsuperscript{nd} generation capacitor is shown in Figure 3.13(a). During BICMOS post-processing, some micro-masking was observed, as indicated in Figure 3.13(b). The micro-masking problem mainly depends on the die area dimensions of the BICMOS chip. For the Jazz process, the die dimensions are 5mm by 5mm, which is bigger than the prior runs in the other foundries (3mm by 3mm). There are two ways to solve this problem by reducing these dimensions; one way is to dice the chip to 4 small quarters, and the second way used here is to block the undesired areas on the chip by using captone tape before the post-processing.

The latch mechanism worked for the disengaged state, but did not work the intended way for engaged state. The observed self-assembly direction is the same as predicted. Starting from layout view in Figure 2.10(b), the tuning frame moves in the east direction, and the latch actuator displaces to north direction. After these two sequences, the latch mechanism for the disengaged state is shown in the SEM (Figure3.13(c)). For the intended engaged state, the fingers move west and engage together by using electrothermal actuation, but due to the finger width bloating, the fingers did not engage. An alternate way to get a higher capacitance from the same capacitor design is to use self-assembly to close the gaps between the inner yokes and outer yokes. This is a different state than these intended one, but it worked as shown in (Figure 3.13(d)). This state is named the “engaged-yokes” state. The measured capacitance is 280 fF for the disengaged configuration and 380 fF for engaged-yokes state corresponding to a tuning range of 36%. This is lower than predicted, since the fingers did not engage. A comparison for $C_{\text{MIN}}$
between the measured, simulated (FEA) and analytically calculated results is shown Table 3-6. Analytical equations with fringing fields match with the measured results better than the simulation and analytic calculation with no fringing. A comparison between the measured and analytically calculated Q values (at minimum capacitance) versus frequency from 800MHz to 6GHz is shown in Figure 3.14. Measured and

![Figure 3.13. Scanning electron micrograph (SEM) of a fabricated Jazz1 capacitor, (a) released tunable capacitor, (b) micro-masking problem, (c) capacitor in disengaged state, (d) capacitor in engaged-yokes state (not intended originally).](image-url)
calculated results are matching well at 5-6 GHz, but the measured Q stays at around 5 for lower frequencies.

<table>
<thead>
<tr>
<th></th>
<th>Simulated with FEA (Coventorware)</th>
<th>Calculated (without fringing fields)</th>
<th>Calculated (with fringing fields)</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_{\text{MIN}}$ (disengaged)</td>
<td>117 fF</td>
<td>128 fF</td>
<td>313 fF</td>
<td>280 fF</td>
</tr>
</tbody>
</table>

Table 3.6. Comparison between simulated, calculated and measured $C_{\text{MIN}}$ results for the Jazz1 2$^{\text{nd}}$ generation gap & area tuning capacitors.

Figure 3.14 Comparison between calculated and measured Q versus frequency for the Jazz1 gap & area tuning capacitor.

3.2.2 Gap Tuning Topologies

For gap tuning topologies, the first capacitor (IBM1) was designed in IBM SiGe6HP 0.25 µm BICMOS process, and the second capacitor (Jazz2) was designed in Jazz 0.35 µm BICMOS process. The SEM of fabricated IBM1 capacitor is shown in Figure 3.15(a). During BICMOS post-processing, a micro-masking problem similar to that encountered with the previous Jazz chips was again observed. For the die in the IBM 6HP process, dimensions are 3mm by 3mm and the problem was solved by using the dicing method. The latch mechanism worked for disengaged state, but did not work the intended way for the
engaged state (Figure 3.15(b, c)). The behavior is similar to the engaged-yokes state in Figure 3-13(d) for the Jazz1 design. The capacitance is 265 fF in the disengaged position, and 313 fF in the engaged-yokes position, resulting in a tuning range of 18%. The measured quality factor is 15 at 1.7 GHz for $C_{\text{MIN}}$.

![SEM image of the fabricated IBM gap tuning capacitors](image)

**Figure 3.15.** Scanning electron micrograph (SEM) of a fabricated IBM gap tuning capacitors, (a) released tunable capacitor, (b) capacitor in disengaged state, (c) capacitor in engaged-yokes state.

The Jazz2 capacitor did not release, due to polymer layers on the sidewalls of the fingers. The tuning operation has not been achieved, because of that processing problem. A comparison between the measured and analytic Q values (at minimum capacitance) versus frequency from 1.2GHz to 6GHz is shown in Figure 3.16. Measured Q is about a factor of two greater than the calculations over the entire frequency range.
Figure 3.16 Comparison between calculated and measured Q versus frequency for Jazz2 gap tuning capacitors.
Chapter 4. Discussion and Conclusions

4.1 Discussion

Micro-movers with different design parameters are fabricated and tested to understand the scaling laws for self assembly and electrothermal actuation as a function of these parameters. To understand the scaling of self-assembly with beam length, L_{beam}, three direct comparisons can be made from results in Table 3.1 and Table 3.2: between Device#8A and #4B, between Device#6B and #5C and between Device#5B and #6A. When the parameter value for L_{beam} is doubled, the lateral self-assembly displacement increases almost four times. Similarly to understand the scaling of self-assembly with the design parameter of having vias between metal layers, two comparisons can be made: between Device#8A and #6B and between Device#4B and #5C. Having vias on the beams of the actuator increases the lateral self-assembly displacement around seven times, compared to the designs without vias. To understand the scaling of self-assembly and electrothermal actuation with the beam width, W_{beam1}, and embedded metal width, W_{beam2}, only one comparison, between Device#8A and #1A, can be made. Changing W_{beam1} from 1.5 µm to 1.2 µm and W_{beam2} from 0.9 µm to 0.6 µm at the same time increases the lateral self-assembly displacement by 5.8 times, and the electrothermal displacement by 1.5 times.

There are some limits for the design parameters of micro-movers related to process limits. The embedded metal limit, W_{beam2}, cannot be less than 0.5 µm for most of the commonly used CMOS and BICMOS processes. To get the same ratio between W_{beam1} and W_{beam2} as in Device#1A and Device#8A, W_{beam1} should be between 0.8 µm or 0.9 µm. A design with these small parameter values will be more sensitive to process variations, like misalignment and bloat, which can be 0.1 µm to 0.2 µm depending on the processes. Misalignment would result in undesirable asymmetric beam-bending behavior for the folded-flexure micro-mover design.

To achieve faster switching time from micro-mover designs, the thermal capacitance must decrease, or the thermal resistance must increase as seen from (2.7). Increasing thermal conductance
results in less thermal isolation, which raises the power required for actuator operation. That technique can be efficient for some applications like mechanical latch structures, but it is not efficient in general. Thermal capacitance, C, can be decreased by changing the design topologies. Heating only the beams in the actuator instead of the whole actuator would be one technique to decrease C. By using this technique to modify the micro-mover design in Section 2.1.3.3, the calculated C can be reduced to $4.61 \times 10^{-8}$ J/K and $f_{3\mathrm{dB}}$ can be increased to 180 Hz from 127 Hz. The improvements are more impressive for the designs with vias between metal layers. For the same displacement, those designs have smaller $L_{\text{beam}}$ compared to the designs without vias. Having smaller $L_{\text{beam}}$ decreases dramatically the thermal mass coming from beams in the actuator.

The lateral latch mechanism for the most mature design operates sequentially as intended. The most important reason for the failure for earlier designs is that the latch mechanisms were designed without the detailed characterization of self-assembly and electrothermal actuation. For some processes such as the TSMC 0.35 µm CMOS, the self-assembly displacement is so small, it is difficult to design a compact mechanical latch.

The quality factor for the most mature gap tuning actuator is quite high compared to the earlier designs. The measured Q is 52 at 1.7 GHz for 400 fF nominal capacitance (Figure 3.16). Q of 52 at 1.5 GHz for 42fF nominal capacitance is also achieved for a gap & area tuning capacitor design in TSMC 0.35 µm CMOS (Table-3.5). When comparing Q values at a frequency from different capacitor designs, the nominal capacitance value should also be same for both of the cases, because capacitance affects the Q, as shown in (2.34). Scaling the capacitance, the most mature design has 10 times better Q than the earlier gap & area tuning design. To increase the Q, series resistance through the capacitor is reduced. The sheet resistance is very small for thick metal layers in advanced BICMOS processes, like the Jazz 0.35 µm BICMOS. A great improvement in Q (2 times better) is achieved by using the static frame as the signal electrode, and the rotor frame as the ground electrode. This technique is used in the most mature gap tuning actuator.
The largest tuning factor from designs to date is 352% for a gap & area tuning capacitor design in TSMC 0.35 µm CMOS (Table-3.5). This range is large, compared to the previous work. The most important drawback of this design is the small magnitude of the maximum and minimum capacitance value, which makes it impossible to be used for RF filters and VCOs in the 1 GHz to 5 GHz frequency range. Even if these designs are used in the LC tanks with big inductors, poor Q value of the capacitors at those high frequencies makes it impossible to be used for high performance circuits. The tuning range for the most mature gap & area tuning capacitor in the Jazz 0.35 µm BICMOS is expected to be 800%, but it is measured as 36%. The reason for this low tuning range is that the fingers do not engage together. A polymer layer deposited on the sidewalls of the fingers during post-CMOS processing makes 0.6 µm gap smaller. Additionally, the top thick metal layer is bloated. The measured width of the fingers with this top metal layer is larger than its width in the layout, which makes the gap even smaller. New capacitors can be designed with bigger finger gaps like 1.0 µm to make the design less sensitive to those two problems.

If gap & area and gap tuning topologies are compared for tuning range, gap & area tuning ones are better, due to having two different tuning mechanisms at the same time. If the same comparison is made for Q, it is found that gap tuning is better, since there is less series resistance of fingers for the same capacitance value. If the information from self assembly and electrothermal actuation directions are not known by the designer during the design process, the gap area tuning is better, as it is not sensitive to the direction of self-assembly and electrothermal actuation.

The measured and simulated minimum and maximum capacitance values are matched within 10%, as shown in Table 3.6. To increase the accuracy of these analytic calculations, the models built in Chapter 2 must be revised and fringing effects must be included that are more accurate.

**4.2 Conclusions**

This research demonstrated a technology to design micro-movers fabricated on CMOS/BICMOS chips, which can be used for various applications, like tunable passive devices, RF switches or micro-probes, mechanical latch structures. The tuning range and Q specifications of the fabricated devices point to a significant improvement in power and agility of VCO’s and RF filters that use these new RF-MEMS
components. Future work should be done to increase the efficiency of Capacitance/Area. The reduction of parasitic capacitance on chip will greatly improve the overall Q of applications in LC tanks.

Mechanical latch and nanometer-gap closing mechanisms are proven feasible. More work to refine designs must be done. One future work can be done to employ new micro-mover designs like the ones with vias between metal layers by these mechanisms to give the same displacements from smaller area. This way the overall area for the designs can be reduced. Designing a technique to package these mechanisms and also the tunable capacitor should be investigated to reduce cost per device.
Bibliography


Appendix 1: Matlab code for converting S-parameters to quality factor and capacitance values

sdata=dlmread('calib6GHZ.txt');
% sdata reads the s parameters data from the file, calib6GHZ.txt, that is generated during
% RF testing by network analyzer
freq=sdata(:,1);
Sreal=sdata(:,2);
Simag=sdata(:,3);
% first column data in the file is frequency information and written into the
% freq matrix. Similarly for real part of the S-parameters at that frequency value
% is written into a Sreal matrix.
for I = 1:201
    Stot(I)=Sreal(I)+Simag(I)*i;
% Stot is the S parameter information with real and imaginary parts for 201 measurement data points.
    Znum(I)= (1+Stot(I));
    Zden(I)= (1-Stot(I));
    ZL1(I)= (Znum(I)/Zden(I));
    ZL2(I)= 50*ZL1(I);
    % The conversion are calculated at this step for 201 data points.
end
ZL3= ZL2';
for I = 1:201
    Qdev(I)= imag(ZL3(I))/real(ZL3(I));
% Once the z parameters are calculated, quality factor is calculated from
% the ratio of imaginary to real parts.
    ZL4(I)= 1/(imag(ZL3(I))*2*pi);
    Cdev(I)= ZL4(I)/freq(I);
% Once the z parameters are calculated, capacitance values are calculated from
% dividing the imaginary part by (2*pi*frequency).
end
### Appendix 2: Post-CMOS / BICMOS Micromachining Recipes

#### AMS 0.6 µm CMOS Process

<table>
<thead>
<tr>
<th>Step</th>
<th>Chemical</th>
<th>Flow rate</th>
<th>Pressure</th>
<th>Sys. power</th>
<th>Time or platten power</th>
</tr>
</thead>
<tbody>
<tr>
<td>O₂ Plasma</td>
<td>O₂</td>
<td>50 sccm</td>
<td>150 mT</td>
<td>100 W</td>
<td>10 min</td>
</tr>
<tr>
<td>Interconnect dielectric etch</td>
<td>O₂</td>
<td>32 sccm</td>
<td>125 mT</td>
<td>100 W</td>
<td>130 min</td>
</tr>
<tr>
<td></td>
<td>CHF₃</td>
<td>22.5 sccm</td>
<td>100 mT</td>
<td>100 W</td>
<td>10 min</td>
</tr>
<tr>
<td>Polymer solution rinse</td>
<td>EKC 6800</td>
<td>Solution</td>
<td>Dip in Teflon Beaker</td>
<td>25 min</td>
<td></td>
</tr>
<tr>
<td>STS DRIE etch</td>
<td>SF₆</td>
<td>130 sccm</td>
<td>Etch 7 sec</td>
<td>600 W</td>
<td>100 W</td>
</tr>
<tr>
<td></td>
<td>O₂</td>
<td>20 sccm</td>
<td>Passivate 5sec</td>
<td>600 W</td>
<td>0 W</td>
</tr>
<tr>
<td></td>
<td>C₄F₈</td>
<td>120 sccm</td>
<td>15 mT</td>
<td>75 cycles</td>
<td>15 min</td>
</tr>
<tr>
<td>STS isotropic etch</td>
<td>SF₆</td>
<td>130 sccm</td>
<td>50 mT</td>
<td>600 W</td>
<td>5 min, 12 W</td>
</tr>
</tbody>
</table>

#### Agilent 0.5 µm CMOS Process

<table>
<thead>
<tr>
<th>Step</th>
<th>Chemical</th>
<th>Flow rate</th>
<th>Pressure</th>
<th>Sys. power</th>
<th>Time or platten power</th>
</tr>
</thead>
<tbody>
<tr>
<td>O₂ Plasma</td>
<td>O₂</td>
<td>50 sccm</td>
<td>150 mT</td>
<td>100 W</td>
<td>10 min</td>
</tr>
<tr>
<td>Interconnect dielectric etch</td>
<td>O₂</td>
<td>32 sccm</td>
<td>125 mT</td>
<td>100 W</td>
<td>140 min</td>
</tr>
<tr>
<td></td>
<td>CHF₃</td>
<td>22.5 sccm</td>
<td>100 mT</td>
<td>100 W</td>
<td>15 min</td>
</tr>
<tr>
<td>Polymer solution rinse</td>
<td>EKC 6800</td>
<td>Solution</td>
<td>Dip in Teflon Beaker</td>
<td>25 min</td>
<td></td>
</tr>
<tr>
<td>STS DRIE etch</td>
<td>SF₆</td>
<td>130 sccm</td>
<td>Etch 7 sec</td>
<td>600 W</td>
<td>100 W</td>
</tr>
<tr>
<td></td>
<td>O₂</td>
<td>20 sccm</td>
<td>Passivate 5sec</td>
<td>600 W</td>
<td>0 W</td>
</tr>
<tr>
<td></td>
<td>C₄F₈</td>
<td>120 sccm</td>
<td>15 mT</td>
<td>75 cycles</td>
<td>15 min</td>
</tr>
<tr>
<td>STS isotropic etch</td>
<td>SF₆</td>
<td>130 sccm</td>
<td>50 mT</td>
<td>600 W</td>
<td>5 min, 12 W</td>
</tr>
</tbody>
</table>

#### TSMC 0.35 µm CMOS Process

<table>
<thead>
<tr>
<th>Step</th>
<th>Chemical</th>
<th>Flow rate</th>
<th>Pressure</th>
<th>Sys. power</th>
<th>Time or platten power</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interconnect dielectric etch</td>
<td>O₂</td>
<td>16 sccm</td>
<td>125 mT</td>
<td>100 W</td>
<td>185 min</td>
</tr>
<tr>
<td></td>
<td>CHF₃</td>
<td>22.5 sccm</td>
<td>100 mT</td>
<td>100 W</td>
<td>50 min</td>
</tr>
<tr>
<td>Polymer solution rinse</td>
<td>EKC 6800</td>
<td>Solution</td>
<td>Dip in Teflon Beaker</td>
<td>60 min</td>
<td></td>
</tr>
<tr>
<td>STS DRIE etch</td>
<td>SF₆</td>
<td>130 sccm</td>
<td>Etch 7 sec</td>
<td>600 W</td>
<td>100 W</td>
</tr>
<tr>
<td></td>
<td>O₂</td>
<td>20 sccm</td>
<td>Passivate 5sec</td>
<td>600 W</td>
<td>0 W</td>
</tr>
<tr>
<td></td>
<td>C₄F₈</td>
<td>120 sccm</td>
<td>15 mT</td>
<td>75 cycles</td>
<td>15 min</td>
</tr>
<tr>
<td>STS isotropic etch</td>
<td>SF₆</td>
<td>130 sccm</td>
<td>50 mT</td>
<td>600 W</td>
<td>5 min, 12 W</td>
</tr>
</tbody>
</table>
### Jazz 0.35 µm BICMOS Process

<table>
<thead>
<tr>
<th>Step</th>
<th>Chemical</th>
<th>Flow rate</th>
<th>Pressure</th>
<th>Sys. power</th>
<th>Time or platten power</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Interconnect dielectric etch</strong></td>
<td>O₂</td>
<td>16 sccm</td>
<td>100 mT</td>
<td>100 W</td>
<td>250 min</td>
</tr>
<tr>
<td></td>
<td>CHF₃</td>
<td>22.5 sccm</td>
<td>100 mT</td>
<td>100 W</td>
<td>50 min</td>
</tr>
<tr>
<td><strong>Polymer solution rinse</strong></td>
<td>EKC 6800</td>
<td>Solution</td>
<td>Dip in Teflon Beaker</td>
<td>100 W</td>
<td>60 min</td>
</tr>
<tr>
<td><strong>STS DRIE etch</strong></td>
<td>SF₆</td>
<td>130 sccm</td>
<td>Etch 7 sec</td>
<td>600 W</td>
<td>100 W</td>
</tr>
<tr>
<td></td>
<td>O₂</td>
<td>20 sccm</td>
<td>Passivate 5sec</td>
<td>600 W</td>
<td>0 W</td>
</tr>
<tr>
<td></td>
<td>C₄F₈</td>
<td>120 sccm</td>
<td>15 mT</td>
<td>75 cycles</td>
<td>15 min</td>
</tr>
<tr>
<td><strong>STS isotropic etch</strong></td>
<td>SF₆</td>
<td>130 sccm</td>
<td>50 mT</td>
<td>600 W</td>
<td>5 min, 12 W</td>
</tr>
</tbody>
</table>

### IBM SiGe 6HP 0.25 µm BICMOS Process

<table>
<thead>
<tr>
<th>Step</th>
<th>Chemical</th>
<th>Flow rate</th>
<th>Pressure</th>
<th>Sys. power</th>
<th>Time or platten power</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>O₂ Plasma</strong></td>
<td>O₂</td>
<td>50 sccm</td>
<td>150 mT</td>
<td>100 W</td>
<td>30 min</td>
</tr>
<tr>
<td><strong>Passivation etch</strong></td>
<td>O₂</td>
<td>10 sccm</td>
<td>125 mT</td>
<td>100 W</td>
<td>20 min</td>
</tr>
<tr>
<td></td>
<td>CHF₃</td>
<td>22.5 sccm</td>
<td>100 mT</td>
<td>100 W</td>
<td>240 min</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>90 min</td>
<td></td>
</tr>
<tr>
<td><strong>Interconnect dielectric etch</strong></td>
<td>O₂</td>
<td>16 sccm</td>
<td>125 mT</td>
<td>100 W</td>
<td>12 W</td>
</tr>
<tr>
<td></td>
<td>CHF₃</td>
<td>22.5 sccm</td>
<td>100 mT</td>
<td>100 W</td>
<td></td>
</tr>
<tr>
<td><strong>Polymer solution rinse</strong></td>
<td>EKC 6800</td>
<td>Solution</td>
<td></td>
<td>45 min</td>
<td></td>
</tr>
<tr>
<td><strong>STS DRIE etch</strong></td>
<td>SF₆</td>
<td>130 sccm</td>
<td>Etch 12 sec</td>
<td>600 W</td>
<td>100 W</td>
</tr>
<tr>
<td></td>
<td>O₂</td>
<td>13 sccm</td>
<td>Passivate 8sec</td>
<td>600 W</td>
<td>0 W</td>
</tr>
<tr>
<td></td>
<td>C₄F₈</td>
<td>85 sccm</td>
<td>58% APC</td>
<td>30 cycles</td>
<td>10 min</td>
</tr>
<tr>
<td><strong>STS isotropic etch</strong></td>
<td>SF₆</td>
<td>130 sccm</td>
<td>58% APC</td>
<td>600 W</td>
<td>5 min, 12 W</td>
</tr>
</tbody>
</table>

### Acknowledgements

I would like to gratefully acknowledge all those people who have helped me to complete this thesis. First of all, I thank my advisor, Professor Gary K. Fedder, for his excellent guidance, support and encouragement. Dr. Tamal Mukherjee deserves thanks for his insightful comments, discussions, and advice. I am grateful to Mary Moore for all of her helps, and my friends and family for all of their support.

This work was funded by the MARCO/DARPA Center for Circuits, Systems, and Software (C2S2).