FINAL REPORT APPENDICES
FOR
SILICON-BASED QUANTUM MOS TECHNOLOGY DEVELOPMENT
CONTRACT NO. F49620-96-C-0006
13 December 1995 - 31 December 1999

Prepared For
Department of the Air Force
Air Force Office of Scientific Research (AFOSR)
Bolling Air Force Base, DC 20332-0001

Prepared by:
Raytheon Systems Company
P.O. Box 660246, M.S. 35
Dallas, TX 75266

Principal Investigator
Dr. Alan Seabaugh
Present address University of Notre Dame

Subcontracts:

Texas A&M University
University of Delaware
University of Illinois
University of Michigan
University of Texas at Dallas

Prof. Wiley Kirk
Prof. James Kolodzey
Prof. Joseph Lyding
Prof. Pinaki Mazumder
Prof. William Frensley

Distribution Statement A. Approved for public release; distribution is unlimited

DTIC QUALITY INSPECTED 1
This program demonstrated the first compatible resonant tunneling diodes (RTD) for integration with CMOS (complementary metal oxide semiconductor) technology and designed circuits to exploit and evaluate the speed-power advantage of integrated RTD and CMOS devices. The first Si-based resonant interband tunnel diodes were demonstrated with peak current density greater than $10^4$ A/cm$^2$; peak-to-valley current ratio exceeding 2 was achieved at room temperature. The SiO$_2$/Si/SiO$_2$ RTD was studied extensively in a variety of forms, however no room temperature negative differential resistance was observed in the SiO$_2$/Si/SiO$_2$ system. Other double barrier systems were also studied including ZnS/Si, CaF$_2$/Si, and Si$_3$N$_4$/Si without evidence of resonant tunneling. Circuit designs using SPICE showed that integration of tunnel diodes with CMOS provides typically more than 2x speed and density improvement for analog and digital circuits and more than 20x reduction in static power dissipation for memory over conventional circuit approaches. A roadmap was developed outlining the steps to commercialization.
BEYOND-THE-ROADMAP TECHNOLOGY: SILICON HETEROJUNCTIONS, OPTOELECTRONICS, AND QUANTUM DEVICES

Alan Seabaugh, Roger Lake, Bobby Brar, Robert Wallace, and Glen Wilk
Raytheon TI Systems, Dallas TX 75243, seabaugh@resbld.csc.ti.com
Texas Instruments Incorporated, Dallas TX 75243

ABSTRACT

The roadmap for silicon device technology has been drawn, extending to the year 2010, and featuring a CMOS transistor with a gate length of 0.07 μm [1]. Beyond this point, silicon heterojunctions could provide a means to further device scaling. Silicon heterojunctions could also bring new devices to the silicon substrate including light emitters and detectors, and resonant tunneling diodes (RTDs). Today SiGe/Si and SiGeC/Si heterojunctions are receiving the greatest attention, but heterojunctions now being developed to realize silicon RTDs are increasing the heterojunction options for silicon-based quantum-well and optical devices. Here we outline the fundamental device requirements for silicon optical and tunneling devices and describe progress on silicon heterojunction development towards demonstration of silicon-based RTDs. Materials now under study include, ZnS, crystalline oxides and nitrides; new processes could provide methods for forming crystalline materials over amorphous barriers.

INTRODUCTION

Striking differences between high performance silicon and compound semiconductor device approaches can be seen in the cross-sectional micrographs of Figure 1. Shown at left is an 0.18 μm MOSFET (metal-oxide-semiconductor field-effect transistor) with a polysilicon gate and a gate oxide of approximately 5 nm. In the MOSFET, the energy band profiles in both the lateral and vertical directions are engineered by close control of the dopant profiles. The dark contrast in the transmission electron micrograph (TEM) of Figure 1(a) is caused by strain induced by the

![Figure 1. Comparison of (a) the silicon MOSFET and (b) the InP-based HFET at the same scale and contrasting the differences between dopant and bandgap engineering.](7a1125.ppt)
heavy source/drain implants. In contrast, Figure 1(b), an InP-based 0.2 μm gate heterojunction field-effect transistor (HFET) is shown at the same scale through a composite figure consisting of a scanning electron micrograph (SEM) of the gate above a TEM of the underlying epitaxy appropriately scaled. A silicon heterojunction technology which could harness both dopants and heterojunctions would enable a new flexibility in the optimization and continued scaling of MOS device technology.

Heterojunctions on silicon could also enable the construction of tunable silicon light emitters, detectors, optical interconnects, and tunneling devices. High performance resonant and interband tunneling diodes, when combined with any transistor technology allow circuit compaction which can provide a speed increase of 2 to 5× and a reduction in power dissipation by a similar factor. Circuit simulations and layouts of RTDs in a CMOS process have shown that static power dissipation can be reduced by approximately 100× in embedded memory/logic applications. For more information on resonant tunneling circuit technology consult references [2-4].

In this paper, we outline the materials requirements for silicon based heterojunction device development and review current progress in the development of silicon heterojunctions for RTDs. We find that the fundamental materials requirements for Si tunneling devices are the same as for photonic sources; this is easy to accept since the RTD is the first step in the fabrication of the silicon-based superlattices. In the experimental section, we outline recent progress in the development of amorphous, crystalline, and mixed amorphous/crystalline heterojunctions toward the demonstration of resonant tunneling diodes.

Relationship Between Optical and Tunneling Devices

For devices which are not small in cross section (greater than ~100 nm²), there are two classes into which we can group both tunnel devices and optical devices such as sources and detectors. The two classes are (i) unipolar or intraband and (ii) bipolar or interband. The energy and momentum conservation laws which govern the performance of both tunnel devices and optical devices are the same for each class. For intraband devices in which the transport or absorption and emission takes place solely within either the conduction or valence band, both conservation of total energy and transverse momentum are required to obtain good performance. This is because in intraband devices, there are no energy gaps, only momentum gaps. For interband devices in which electrons tunnel or optically recombine across the bandgap, only conservation of total energy is required to obtain good performance. Thus, interband devices, either electrical or optical, tend to be more resilient to the effects of disorder since they require one less conservation law to work.

Figure 2(a) illustrates the energy and momentum conservation requirements of a unipolar RTD. The horizontal line in the well between the two barriers is generally referred to as the energy level of the resonant state in the well or the “resonant energy.” However, it is actually the bottom of a 2-dimensional (2D) subband of states represented by a parabola. In Figure 2(a), the RTD is biased in the valley current region such that the electron in the emitter with zero transverse momentum is incident at an energy above the “resonant energy.” In an ideal epitaxial structure, the periodic crystal potential is undisturbed in the transverse plane, therefore transverse crystal momentum is conserved, and the process illustrated in Figure 2(a) is not allowed. In the presence of disorder from, for example, impurities, alloy, or interface roughness, the incident electron can pick up a Fourier component of the disorder potential and scatter into a transverse momentum state $k'$. This is the process by which elastic scattering from disorder contributes to the valley current.
Figure 2. Comparison of unipolar intraband tunnel and optical devices: (a) resonant tunneling diode and (b) optical light emitter. The parabolas shown on the energy band diagrams represent the transverse kinetic energy. An off-resonant incident electron in (a) with longitudinal energy \( E^\ell \) and zero transverse kinetic energy cannot tunnel and conserve total energy and transverse kinetic energy. The processes labeled \( \Gamma \) can occur if transverse momentum is not conserved such as in amorphous materials; breaking transverse momentum conservation results in an increase in valley current in RTDs and a reduction in the quantum efficiency of optical devices.

Therefore, any process, either elastic or inelastic, that destroys transverse momentum conservation, reduces the peak-to-valley ratio (PVR) of a unipolar RTD.

In a similar way, lack of transverse momentum conservation reduces the performance of intraband optical devices which are based on electron transitions from one "resonant state" to another. A schematic example of an infrared source is shown in Figure 2(b). An electron is injected from the emitter into the second resonant state in the left well. Ideally, it will then optically recombine with the hole in the first resonant state and then tunnel out into the collector following the path A-Optical-B-C. However, if transverse momentum conservation is broken, the processes labeled \( \Gamma \) can also occur. These processes reduce the quantum efficiency of the device.

For interband tunnel diodes such as the Esaki diode [5], the quantum well Esaki diode [6], or the resonant interband tunnel diode [7], only conservation of total energy is required to obtain good performance since a true energy gap exists between the electron and hole states. Figure 3 compares the (a) Esaki diode biased into the valley current region with the (b) interband optical source. Neither device requires transverse momentum conservation to work. The tunneling event labeled \( \Gamma \) in Figure 3(a) is prohibited in an ideal Esaki diode by energy conservation. Only processes that destroy the energy conservation of the tunneling electron such as phonon or photon emission reduce the peak-to-valley current ratio and device performance. Therefore, interband tunnel devices should be more resilient to scattering due to disorder than intraband tunnel devices. This is evident for an Esaki diode since the active region is doped to concentrations of \( 10^{20} \) cm\(^{-3} \); such a high doping in the well of an RTD would destroy its NDR.

In the same way, interband optical devices rely only on energy conservation for their operation. Figure 3(b) shows an interband optical source. Electrons are injected from the n-contact on the left into the well where they optically recombine with holes injected from the p-contact on the right. The quantum efficiency of this device is not effected if electrons do not conserve their transverse momentum. However, any nonradiative recombination reduces the efficiency of this device;
Appendix

Figure 3. Comparison of bipolar interband tunnel and optical devices: (a) Esaki diode biased into the valley current region and (b) optical light emitter. The Esaki diode and interband optical source do not require transverse momentum conservation.

nonradiative recombination requires an inelastic process for an electron to lose the energy of the bandgap.

The performance of both tunnel devices and optical devices is limited by the nonradiative recombination from state \( |2> \) in subband 2 to state \( |1> \) in subband 1. This recombination process is labeled as the \( \Gamma \) process in Figures 2 and 3. The nonradiative recombination rate from subband 2 to 1 in intraband devices, Figure 2, is fast since the subbands are degenerate. The nonradiative lifetime resulting from phonon emission is on the order of 1 ps. For interband devices, the nonradiative lifetime is much longer. For an interband device, an electron must emit multiple phonons to lose an energy on the order of the bandgap and the recombination process is mediated by localized states in the bandgap. Nonradiative lifetimes of interband devices can be on the order of 1 ns resulting in a better quantum efficiency than intraband devices. The key point is that the performance of interband devices is not effected by momentum conservation, therefore interband devices should be more resilient to the presence of disorder.

EXPERIMENT

Amorphous Si/SiO\(_2\) Superlattices and Resonant Tunneling Diodes

Experiment is consistent with the above theoretical discussion for both amorphous Si/SiO\(_2\) superlattices and resonant tunneling diodes. There have been a number of studies of the optical properties of Si/SiO\(_2\) superlattices to look for quantization and resonance effects \([8,9]\). Core level x-ray spectroscopy and photoluminescence gives strong evidence that quantization does occur, and that it follows the common inverse-square relationship to the well width \([8]\). The observation of state-quantization in these superlattices is to be expected despite the fact that the Si/SiO\(_2\) superlattices are amorphous since the optical processes require only conservation of total energy.

In the case of resonant tunneling diodes formed out of the amorphous SiO\(_2\)/Si/SiO\(_2\) double barrier there have been no high-PVR demonstrations of resonant tunneling and negative differential resistance (NDR). This is also consistent with theoretical expectations, since the observation of NDR requires conservation of both total energy and transverse momentum and transverse momentum is not conserved in amorphous materials. The random potential resulting from the amorphous Si/SiO\(_2\) heterostructure breaks the translational periodicity and thus the transverse momentum conservation required for high PVR in RTDs. Typical findings for this system are illustrated in Figure 4.
Figure 4 Silicon resonant tunneling double barrier: (a) schematic energy band diagram, (b) transmission electron micrograph of an amorphous resonant tunneling heterostructure with oxide thicknesses of 0.9 nm and quantum well width of 2 nm, and (c) measured current-voltage characteristics of an amorphous RTD like the device pictured in (b) at low temperature showing negative differential resistance (150 μm device diameter). The peak-to-valley current ratio is low and the characteristic varies widely from device to device; The peak voltage does not scale inversely as the square of the quantum well width. The negative differential resistance at 1.1 V is probably associated with zero-dimensional states (due to dangling bonds, interface or impurity states, or defects) located within the double barrier.

The amorphous SiO$_2$ barriers shown in Figure 4(b) were grown by a room temperature ultraviolet (UV) ozone process, but similar results are also obtained for oxides grown by thermal dry oxidation. The amorphous Si quantum well was deposited at room temperature in an MBE (molecular beam epitaxy) chamber. The aluminum top contact which serves as the positive terminal or collector of the RTD is typically formed in situ before removal from an ultrahigh vacuum system which allows oxidation, MBE, and metallization processes without breaking vacuum.

Numerical simulations of the current-voltage (I-V) characteristics for amorphous devices has shed some light on the experimental RTD results [10]. Current-voltage calculations that include scattering in the amorphous material as a random potential show clearly that the resonance width is directly related to the strength of the scattering as shown in Figure 5. Carrier mobility in the material is shown to be a useful parameter for characterizing the scattering in the amorphous structure. The essence of the theoretical analysis is that crystalline material, at least in the well region, is necessary to observe resonant tunneling in these materials. Simply speaking the lack of crystalline periodicity results in increased carrier scattering thereby causing the resonances in the structure to broaden. The broad resonances manifest themselves in poor or non-existent peak-to-valley ratios for resonant-tunneling diodes. However, one important additional conclusion from the theoretical analysis is that scattering sites in the barriers do not significantly effect the electron transport because of the (exponentially) reduced amplitude of the electron wavefunction within the barrier. This has motivated the fabrication approach which follows.

Formation of Crystalline Silicon on Ultrathin Voided Oxides

The barriers used in a resonant tunneling diode or superlattice can in principle be porous i.e. the barrier such as SiO$_2$ can have nanometer sized voids through which a silicon overlayer can be
Figure 5. Computed current-density voltage characteristic showing the improvement of peak-to-valley current ratio with electron mobility (crystallinity) in the quantum well where a random potential proportional to the carrier mobility is used to explore the effects of scattering in the amorphous heterostructure [10].

nucleated. If the voids in the tunneling barrier have openings of size smaller than the electron wave packet spread, the tunneling barrier height is not reduced and the nucleated Si quantum is crystallographically aligned to the underlying silicon. A method for forming these voids in ultrathin layers has been developed [11,12] using the thermal desorption of SiO at elevated temperatures in ultrahigh vacuum to form the voids, see Figure 6. In practice, as detailed in [11,12], we have found that there is a direct relationship between the size of the voids and their density, and that crystalline Si overgrowth on Si (100) is only obtained for large void densities (exceeding approximately 2500/µm²) and large void area (exceeding approximately 400 nm²). This void area is approximately one hundred times too large for practical growth of voided-barrier resonant tunneling diodes and optical sources.

Since the work of references [11] and [12] void formation and growth experiments in ultrathin thermal oxides on the Si (111) surface have been conducted and shown to exhibit similar behavior to that observed on Si (100). These results are summarized in Figure 7 where an increase in void

---

Figure 6. Schematic cross section of a process by which crystalline silicon is nucleated through a voided amorphous barrier.
density and size are again observed with anneal time. Interestingly, the formation of observable voids requires a longer period of time at temperature, suggesting that the void initiation on the (111) surface is more difficult than on the (100) surface. Like the (100) surface, the smallest oxide void areas found on the (111) surface (~29 nm²) do not meet the targets (3-12 nm²) for use in oxide/silicon/oxide RTDs.

Formation of Crystalline Silicon on Amorphous Barriers by Lateral Overgrowth on SiO₂ Islands

A second method now under investigation for resonant tunneling diodes using SiO₂/Si/SiO₂ double barriers is illustrated in Figure 8. In this case, the crystalline Si quantum well is formed over lithographically-defined oxide islands, by molecular beam lateral epitaxial overgrowth. The greater silicon surface provides the seed for lateral crystalline overgrowth of the oxide islands. Since the silicon overgrowth process is formed on a micron-scale to submicron scale and the RTD emitter contacts are as small as 0.01 square microns, the current through a single RTD can easily become less than 10 fA if the oxide thicknesses become large (>2 nm). For this reason arrays of RTDs are formed in addition to the single device: array sizes of 10, 100, 1000, and 10,000 RTDs allow parallel measurements of the average current through an RTD when the single device current is too low to be easily measured individually. The most critical steps are those which lead to step 1. To begin, a thermal oxide of about 4 nm is grown on an HF terminated Si (100) surface. Submicron islands are then formed by photolithography and the oxide mesas are formed by wet etching in buffered HF. Just prior to loading for growth of the quantum well, the 4 nm oxide is
Appendix 1

1. Pattern submicron SiO$_2$ islands 2 nm thickness

2. Overgrow 4 nm crystalline Si (MBE) followed by 1 nm UV oxidation and 20 nm Al deposition

3. E-beam pattern submicron Au post

4. Reactive ion etch and metallization to complete RTD

Figure 8. Schematic diagram of a process under development for realization of resonant tunneling diodes with amorphous Si barriers and crystalline Si quantum well.

Figure 9. Scanning electron micrographs of the SiO$_2$/Si/SiO$_2$ resonant tunneling diode (wafer A4) taken after emitter formation over the double barrier. The first oxide islands are seen as dark regions about the submicron emitters.
from a region of the wafer from which the \textit{in situ} deposited aluminum has been masked away. What can be seen in the lower right micrograph are 18 different RTD emitters, the first row with 0 degree orientation, the second row with a 15 degree rotation, and the third row with a 30 degree rotation. About each emitter a dark ring is seen corresponding to the location of the first and underlying oxide island. The expanded region in the upper left was taken first and the charging of the second surface oxide is apparent in the second, lower right figure where the charged surface has more emission than the previously uncharged surface. This is qualitative confirmation of the presence of the second oxide.

**Crystalline Silicon Heterojunctions**

Silicon heterojunction research has recently focused on the SiGe/Si and SiGeC/Si systems which should provide conduction band offsets as high as approximately 0.5 eV in the limit of high Ge content where only thin layers can be grown without lattice relaxation. Silicon germanium and its alloys with carbon [13] do not provide the broad bandgap flexibility enjoyed by the compound semiconductor systems. The SiO\textsubscript{2}/Si heterostructure with a band offset of 3.2 eV provides an excellent barrier for use as a gate oxide and when formed at thickness below approximately 4 nm provides textbook direct tunneling barrier [14], but bandgap engineering are difficult due to it’s lack of crystallinity and the difficulty with silicon overgrowth.

A single crystal silicon oxide would provide several opportunities for advanced device development. First and foremost, given a crystalline silicon oxide barrier, it should then be possible to grow single crystal Si over the insulating oxide. We have developed a method for growing a single crystal silicon oxide layer directly on a Si (100) substrate, which is not fully SiO\textsubscript{2}, but rather is a suboxide SiO\textsubscript{x} (0 < x < 2) which is still insulating and could serve as the insulating barrier while still provide an epitaxial template for subsequent overgrowth of a crystalline Si quantum well. Crystalline SiO\textsubscript{x} films (200 nm thick) have now been demonstrated, with oxygen contents ranging from 20 - 40%, as determined by Rutherford backscattering (RBS) measurements. The crystal quality of the top Si layer has also been measured by RBS, and although it is defective (several films had c\textsubscript{orr} = 20%, where c\textsubscript{orr} = 3% for a perfect epitaxial Si film). Single-barrier tunnel diodes have been constructed and show that the desired insulating property of the barrier is maintained with a barrier height of approximately 0.5 eV.

The need for crystalline insulating layers on Si which can be used as seeds for crystalline Si overgrowth has motivated us to consider the growth of crystalline silicon nitride. We have now demonstrated growth of an ultrathin crystalline nitride on a Si (111) substrate. The crystalline layer was grown by thermal nitridation in an NH\textsubscript{3} ambient, at a partial pressure of 1 x 10\textsuperscript{-5} Torr. In order to obtain growth of a crystalline nitride, the substrate must be heated above the 1 x 1 to 7 x 7 transition on Si (111), which occurs at 840 °C. Above this temperature, an 8/3 x 8/3 reconstruction is obtained, as shown in the 36 nm x 36 nm scanning tunneling micrograph in Figure 10. This crystalline insulator could provide an epitaxial template for subsequent overgrowth of a crystalline Si quantum well. Although the lattice mismatch between Si\textsubscript{3}N\textsubscript{4} and Si is large (~20%), this reconstruction corresponds to a stoichiometry of Si\textsubscript{3}N\textsubscript{y}.

The crystalline oxides and nitrides offer one path to forming an epitaxial template for overgrowth of crystalline silicon. With an energy gap of 3.6 eV and a lattice constant of 5.42 Å, zinc sulfide (ZnS) is an excellent candidate for use as an insulating barrier that is lattice-matched to silicon. Recently, high quality ZnS layers on silicon have been realized by initiating MBE growth on a vicinal Si (001) surface (4° off-cut towards the [011] direction) that has been terminated with
Appendix 1

Figure 10. Scanning tunneling micrograph showing an 8/3 x 8/3 reconstruction of an epitaxial silicon nitride film grown on a Si (111) substrate.

Figure 11. Zero-bias energy band diagram for Al/ZnS/As(1ML)/Si structure. A single monolayer (ML) of As [15,16]. The band offsets for this heterojunction have also been determined [17]. Figure 11 shows the energy band diagram for the Al/ZnS/As(1ML)/n-Si heterostructure. The approximately 1 eV ZnS barrier heights to Al and Si, being much larger than kT at room temperature, are encouraging for the future room-temperature operation of ZnS/Si RTDs and superlattices.
CONCLUSIONS

We have shown that the energy conservation requirements for tunneling and superlattice devices are the same and that amorphous barriers should be acceptable for superlattice optoelectronic and resonant tunneling devices, so long as crystalline Si overlayers can be overgrown with crystalline registry to the underlying silicon substrate. Towards this end we have described two processes now under development to form resonant tunneling diodes using amorphous silicon dioxide tunnel barriers.

Silicon heterojunction growth is still in its early stages of exploration. Among the most promising new junction materials for Si are crystalline oxides, crystalline nitrides, and II-VI compounds such as ZnS. Other materials such as aluminum nitride, cerium oxide, and gallium phosphide deserve attention.

ACKNOWLEDGEMENTS

The authors gratefully acknowledge the support of AFOSR and DARPA under contracts F49620-95-C-0001 and F49620-96-C-0006. Special thanks for technical support are expressed to M. Coviello, M. Howell and P. Stickney, and to a large group of people who have shaped the ideas and contributed to the effort, including B. Bate, T. Blake, T. Broekaert, G. Frazier, W. Kirk, R. Steinhoff, H.-L. Tsai, P. van der Wagt, and Y. Wei.

REFERENCES

Abstract—We have developed a method for controllably and reproducibly growing self-limiting ultrathin oxides with excellent electrical properties in the range \(10-25\) Å thick at temperatures ranging from 25 to 600 °C, respectively, using an ultraviolet ozone (UVO\(_3\)) oxidation process. The self-limiting thickness depends primarily on the substrate temperature, allowing ultrathin oxide growth with precision and reproducibility using this UVO\(_3\) process. Oxides grown by this method are comparable to those grown by traditional thermal oxidation techniques because it is inherently self-limiting, and will therefore yield more uniform oxide thicknesses. Previous work [9]—[12] on oxides grown by the UVO\(_3\) process concentrated on thicker oxides grown at generally higher temperatures, with little or no electrical characterization, and there was no investigation into the uniformity and thickness accuracy attainable by this process. Oxide reliability [11] was shown to improve with UVO\(_3\) exposure compared to dry O\(_2\) oxidation.

For scaled CMOS applications, a low-temperature, self-limiting oxidation process in the 10–25 Å range is desirable. In this Letter, we demonstrate a UVO\(_3\) oxidation process to grow uniform, high-quality ultrathin oxides in the range 10–25 Å, with substrate temperatures below 600 °C. The oxides were evaluated by electrical measurements, transmission electron microscopy (TEM) and spectroscopic ellipsometry.

The oxides were grown on nominally flat, n-type Si(100) wafers with \(\rho = 0.01–0.02\ \Omega\) cm. The as-received wafers were prepared by a buffered 2% HF etch to remove the native oxide and provide an H-terminated surface. The measured rms roughness is \(\sim 1\) Å across the wafers. The wafers were transferred into a high vacuum chamber with a base pressure below \(5 \times 10^{-9}\) Torr. The oxidation process as performed by backfilling the chamber with oxygen to a partial pressure of 400 Torr and controlling the substrate temperature by radiative heating from a wire-wound heater. For oxide growth, the calibrated substrate temperature had an accuracy of \(\pm 20\) °C over the range used in the experiment (25–600 °C).

The UV light was generated by a Hg lamp (quartz tube) designed to cover a 4-in wafer was placed in close proximity to the substrate. The lamp emitted a 184.9 nm line, which causes the reaction \(O_2 + h\nu \rightarrow 2O\) to form oxygen radicals (these also participate in a competing reaction with \(O_2\) to form \(O_3\) molecules), and a 253.7 nm line, which is strongly absorbed by ozone to cause the reaction \(O_3 + h\nu \rightarrow O_2 + O\). These processes form a dynamic equilibrium of reactive, oxidizing...
species. Since atomic O is also formed by the thermal dissociation of O3 molecules into O2 and O at temperatures above 100 °C, the smaller and more reactive atomic O species most likely are the predominant oxidants [12] in forming SiO2. X-ray photoelectron spectroscopy measurements were made on the films and showed the oxides to be stoichiometric SiO2, with the expected peaks at 99.5 eV (Si0, bulk Si) and at about 103.5 eV (Si4+).

Capacitors were fabricated with electron-beam evaporated Al contacts, and current–voltage (I–V) and capacitance–voltage (C–V) measurements were performed on circular devices with diameters ranging from 15 to 1500 μm. Capacitance–voltage measurements were performed on an HP 4284 LCR meter at frequencies up to 1 MHz. The measured quantities were reproducible, showed no hysteresis or dispersion and scaled linearly with the device area, thereby showing excellent uniformity of the oxide layers.

Fig. 1 shows a set of I–V curves in the direct tunneling regime, taken from ultrathin oxides grown by our UVO3 process with thicknesses ranging from about 10 to 25 Å. The oxide thicknesses were determined by solving a simple transcendental equation relating the direct tunneling current on the oxide thickness, using parameters for ultrathin oxides [9]. The thickness is determined at each bias point measured, and is constant to within ±0.3 Å from 0.01 to 1.0 V. The exponential dependence of tunneling current on oxide thickness is illustrated in Fig. 1, where a decrease of ~2 Å in thickness results in an order of magnitude increase in current density. Spectroscopic ellipsometry (SE) was also performed on each of the oxides. There is good agreement between the oxide thickness values as determined by SE and by I–V measurements for all temperatures and times used.

The inset in Fig. 1 shows a set of I–V curves, measured from center to edge on a 4-in wafer, of a ~10 Å oxide grown at 25 °C (bottom curve in Fig. 1). This plot demonstrates the extremely high oxide uniformity attainable with the UVO3 process, as all of the I–V traces overlay each other very well, representing a thickness variation of less than 0.1 Å (less than 1% standard deviation). The high thickness uniformity is a consequence of the self-limiting nature of the ozone oxidation process.

The thickest oxide grown in this study was used for C–V analysis, as shown in Fig. 2. Higher tunneling currents in the thinner oxides precluded similar C–V analysis of those samples. The C–V curves were measured at 1 MHz in both sweep directions. The oxide thickness is determined to be 24.7 Å, using an analytical C–V method [13]. The plot shows that there is no measurable hysteresis in the capacitance, indicating that it is free of trapped charge. Capacitance–voltage measurements were also made at 10 kHz and showed identical behavior, indicating that there is no dispersion in the oxide film. The flatband voltage is small, VFB ~ −1 V previously measured on a UVO3-generated oxide, which most likely had a large amount of oxide charge [12].

Fig. 3 is a plot of oxide thickness, as determined by I–V measurements, as a function of substrate temperature and UV ozone exposure time. The dashed lines for times less than 30 min are not measured values, but indicate that some finite time is required before the nearly self-limiting thickness is reached. Although the initial ~10 Å grows rapidly at the onset of the oxidation, subsequent oxidation between 30 and 60 min occurs slowly. The slight temperature dependence (for T < 600 °C) of the oxidation rate is most likely attributable to the temperature dependence of the diffusivity of atomic O through the oxide. This weak temperature dependence allows highly accurate growth of oxide films in the ultrathin regime. For example, to grow a ~20 Å oxide, one could choose conditions of 550 °C and 400 Torr O2 for 30 min. Since the oxidation rate under these conditions is about 0.05 Å/min, the oxidation time of 30 min allows for large time variations and thus more flexibility in the oxidation process. The oxide grown at 600 °C for 60 min was determined from I–V measurements to be 24.3 Å thick, as opposed to 24.7 Å as obtained by C–V analysis after Maserjian et al. [13].
Fig. 3. Capacitance-voltage ($C-V$) curves of both positive and negative sweeps at 1 MHz on the oxide shown in Fig. 2. There is no measurable hysteresis in this oxide. The oxide thickness as measured by $C-V$ analysis is 24.7 Å.

The slopes of the curves for oxidation times between 30 and 60 min in Fig. 3 increase with increasing temperature, indicating a contribution from thermal oxidation to the overall oxide thickness. To determine the contribution of thermal oxidation (i.e. by O$_2$ rather than atomic O) to the total oxide thickness over these long anneal times, several oxidations were carried out under the same conditions as shown in Fig. 3, except that the Hg lamp was turned off. The pure thermal oxidation rates at temperatures of 550 °C and 600 °C were significantly lower than the slopes of the respective curves in Fig. 3, in agreement with previous results [12]. This indicates that the combination of thermal and ozone oxidation leads to a greater oxidation rate than just by thermal oxidation. A more detailed discussion of these effects, along with the oxidation kinetics of the UVO$_3$ process, will be discussed in a later publication [14].

The UVO$_3$ oxidation process allows uniform exposure of O$_3$, O and O$_2$ molecules to the surface of the Si wafer. Since the process is nearly self-limiting in thickness, the interfacial growth front does not continually move into the substrate, and this allows uniform formation of the ultrathin oxide at temperatures below 600 °C. A slight temperature dependence of the oxidation rate above 450 °C does cause an increase in thickness for longer exposure times. This time dependence is weak, however, and can be easily accounted for by choosing oxidation conditions for a desired oxide thickness. The ability to obtain precise oxide thicknesses with very high uniformity in the ultrathin regime, and at a lower thermal budget than normally used for thermal oxidation make the UVO$_3$ process potentially very useful for scaled CMOS devices.

ACKNOWLEDGMENT

The authors are grateful to M. Howell and W. Dunn for excellent technical support, and to L. Magel for the XPS measurements.

REFERENCES

SURFACE PREPARATION, GROWTH AND CHARACTERIZATION OF ULTRATHIN OXIDES

Glen Wilk, Berinder Brar*, Yi Wei, Robert M. Wallace and Alan Seabaugh*

Materials Science Laboratory
and

*System Components Laboratory
Corporate R&D, Texas Instruments, Dallas, TX 75265

ABSTRACT

We report on recent experimental results on several aspects of surface preparation and ultrathin oxide growth on Si(100) from an atomic level perspective. A new, in situ surface cleaning method which yields very smooth, well-ordered surfaces is compared to a standard HF-based etching technique, with emphasis on the surface morphology as revealed by atomic force microscopy and scanning tunneling microscopy. Using this technique, ultrathin oxides grown on these surfaces show improved uniformity and reproducibility. Structural and electrical measurements on single layer ultrathin oxides will be reported, and double layer oxide structures are also discussed. The problem of accurate oxide thickness measurements in the ultrathin regime will be addressed along with recent data comparing several different measurement techniques.

1. Introduction

The continued reduction in gate oxide thickness as demanded by CMOS scaling has fueled many studies on the properties of thin oxides. According to the SIA Roadmap[1], by the year 2004, 0.13 µm technology will require a 3.4 nm thick oxide layer to maintain high current drive in MOSFET devices. At this thickness, significant direct tunneling occurs between the gate and the substrate, even at low applied biases. In addition, for ultrathin oxides on this scale, the contribution of the SiO₂/Si interface to oxide reliability and quality is greatly magnified. It is clear that features on the atomic scale will profoundly influence the properties of ultrathin oxides. These concerns have driven researchers to study the detailed structure of the SiO₂/Si interface as well as consider altogether different, alternate dielectrics to replace SiO₂.

In order to better understand the nature of the interface between Si and SiO₂, both physical and electrical characterization are necessary. Using MOS structures, electrical measurements can yield a wealth of information about the electronic nature of the interface while imaging techniques can be used to elicit the physical nature of the interface. The combination of these analyses will greatly improve our understanding of these interfaces, and with better control, perhaps will lead to acceptable ultrathin gate oxides.

The decrease of oxide thicknesses into the sub-3.0 nm regime also presents a serious problem of being able to accurately and reproducibly measure the oxide thickness. Spectroscopic ellipsometry is currently the standard technique, but it is unreliable for films below 3.0 nm. Considering that only very small variations in oxide thickness across the wafer will be tolerable (due in part to the exponential dependence of tunneling current on oxide thickness), a better understanding of the interface on the atomic scale is needed. A comprehensive study of the available techniques for measuring these thin films is required to establish a standard for measuring these thicknesses.

Some structures such as resonant tunneling diodes (RTDs), which are used in nanoelectronics applications, actually prefer a barrier layer which is as thin as possible. Since these devices rely on electron transmission for high current output, thinner layers are required to obtain good performance. We are investigating oxides less than 1.0 nm thick for potential use in Si-based RTDs through highly controlled oxidation and Si growth conditions.

2. Si Flux Cleaning

The ultrahigh vacuum (UHV) system used for all sample fabrication on 4-inch wafers in this paper is shown in Fig. 1. The molecular beam epitaxy (MBE) chamber is used for deposition of Si, Ge, Sb, B and CaF₂ from electron beam evaporators and K-cells, and is equipped with RHEED for monitoring real-time evolution of the surface. A substrate heater and rotating stage allow for uniform, variable-temperature depositions. The wafers can be transferred via a trolley system from one chamber to another while remaining under UHV. Some oxidations are done in the sputter chambers, one of which contains a substrate heater, so that the relatively high pressures used for oxidation do not interfere with the operations of the MBE chamber.
The two sputter targets can be used for deposition of many materials which are not suitable for evaporation in the MBE chamber. A separate apparatus in one of the loadlocks allows ultrathin oxidation by UV ozone exposure (from a Hg lamp) at room temperature. Following oxidation, the wafers are transferred to the metal deposition chamber where Al electrode top layers can be deposited without breaking vacuum. This versatile UHV MBE deposition system allows for numerous in situ studies of many different materials structures.

Si surfaces are typically prepared by using HF to etch the surface oxide, leaving a smooth, H-terminated Si surface. While this method does not require high temperatures, it yields a featureless surface. An alternative technique that we have developed in MSL does not require ex situ chemical cleaning and yields an atomically smooth surface with a well-defined step structure. The method involves use of a Si flux from an electron beam evaporator, which impinges on the sample surface (which contains an oxide) as the sample is heated up to ~ 800°C. Two mechanisms for oxide removal are illustrated in Fig. 2. Both involve a reaction between Si monomers and SiO₂ molecules which forms volatile SiO molecules that desorb from the sample[2]. As shown in Fig. 2(a), a substrate with an oxide is heated in vacuum (a standard procedure) to 700 - 900°C for several minutes.

The above etching reaction occurs at the SiO₂/Si interface and holes form in the Si substrate. In order to obtain a high-quality, smooth and well-ordered surface, the holes must be prevented from forming. To achieve this with the Si flux technique, it is critical that a Si flux be initiated at the onset of the substrate heating.

In this way, the oxide is removed by Si monomers from the molecular beam source and no holes are formed in the substrate, as seen in Fig. 2(b). This process is continued for times ranging from 10 - 30 minutes. The resulting surfaces, cleaned under these conditions, are extremely smooth and well-ordered. Figure 3(a) shows an atomic force microscopy (AFM) image of a Si(100) surface which has been cleaned by an HF vapor method[3]. The measured rms roughness is 0.1 nm, which is quite smooth, but there are no distinctive features.
Appendix 3

Figure 3(b). 500 nm x 500 nm STM image of a flux cleaned Si(100) surface. The surface is very smooth with well-defined steps. Terrace width is ~25 nm.

Features visible. The scanning tunneling microscopy (STM) image in Fig. 3(b) shows that using the Si flux cleaning technique on the same substrate, an atomically flat surface is obtained with regular, single atomic height steps. Both A- and B-type steps are clearly visible, as a further indication of the high-quality surface. The measured rms roughness is 0.05 nm with 0.15 nm step heights. These surfaces allow subsequent overgrowth of high-quality films. Smooth interfaces are important and perhaps necessary for obtaining improved reliability in ultrathin gate oxides.

3. Ultrathin Oxides

Electrical characterization of Al/SiO$_2$/n$^+$ Si MOS structures with thermal oxide films ranging from 1.6 - 3.5 nm thick (as determined by C-V measurements) is shown in Fig. 4. The device areas are ~1 x 10$^{-5}$ cm$^2$. Figure 4(a) shows the I-V measurements for direct tunneling in the oxide films, and it can be seen that the curves are all similar in shape and slope. The current increases exponentially with decreasing oxide thickness, as expected for direct tunneling. All of these features indicate very uniform, reproducible oxide films. Figure 4(b) shows the C-V curves (measured at 100 kHz) for the samples in 4(a), and it can be seen that they correspond well with the I-V curves for the same device. The C-V curves also behave very nicely, as the capacitance in the accumulation regime saturates quickly, with parallel slopes among the various curves. The uniformity and reproducibility of these measurements demonstrates the high degree of uniformity and reproducibility of the oxides. Note that the C-V curve for the 1.6 nm oxide is unstable even at low bias. This occurs because the tunneling current is comparable to the displacement current used in making the measurement. This phenomenon precludes high frequency C-V measurements of oxides much below 2.0 nm thick.

Figure 4(a). I-V curves show very good uniformity and well-behaved exponential dependence of current on oxide thickness.

Figure 4(b). C-V curves of the same oxides as in 4(a). The capacitance behavior is uniform and the corresponding oxides show very similar properties.

Since these oxides are very uniform and reproducible, however, an Arrhenius-type graph of current vs. oxide thickness allows extrapolation of the oxide thickness far below 2.0 nm. Oxides grown by UV ozone oxidation, which are self-limiting at ~0.9 nm, have been analyzed in this way but are not shown here. In addition, by using the same graphing analysis we have established a method for extracting a value for the electron effective mass in the oxide which is ~5x more accurate than previous measurements[4-6]. The value we obtained is 0.30 ± 0.02me. Thus this high uniformity has allowed further evaluation of fundamental properties of the oxides. Measurements on these oxides will
provide better insight into the potential for using ultrathin gate oxides with direct tunneling currents.

Another application of ultrathin oxides is in nanoelectronics for fabricating RTDs. In these devices, thinner barriers are preferable for obtaining large current flows under resonance conditions. It is desirable to have two barriers separated by a quantum well, in which quantum levels are created depending on the width of the well. Figure 5 shows a cross-sectional high-resolution TEM picture of a structure which consists of two 0.9 nm SiO$_2$ layers with a 2.0 nm amorphous Si layer between them. Al is used for the electrode and the substrate is Si(100). Electrical characterization of these structures is currently underway.

![TEM Image](image)

**Figure 5.** High-resolution cross-sectional TEM of a double barrier SiO$_2$/a-Si/SiO$_2$ structure. The barrier layers are flat and uniform.

The image shows the high uniformity obtained by UV ozone oxidation, as opposed to thermal oxidation, and the interfaces are very uniform and flat. These interfaces are necessary for obtaining electron coherence and consequently achieving resonant tunneling. Electrical characterization on these structures is underway.

### 4. Measurement of Ultrathin Oxide Thickness

As oxide thicknesses decrease to the sub-3.0 nm range, it becomes increasingly important to be able to accurately measure the oxide thickness. The most often used techniques are ellipsometry, C-V and XPS, but each type of analysis has disadvantages and uncertainties which need to be better understood and quantified with regard to oxide thickness. Figure 6 lists measurements made on a set of ultrathin oxides using facilities in MSL. It can be seen that there are significant discrepancies among these three techniques. This is somewhat expected, however, because each technique measures a different property of the oxides. An important task is to correlate and quantify all of these differences and be able to reliably interpret the analysis of one technique in terms of another.

In the case of ellipsometry, very thin oxide layers make the measurements unreliable because of contributions from interface roughness, contamination and lack of knowledge of optical constants in this thickness regime. C-V measurements electrically probe the region over which charge is held, but for semiconductor substrates, a depletion region extends into the substrate which supports a significant amount of charge. This tends to increase the "electrical" thickness of the layer. As mentioned before, C-V measurements are not possible for oxide thicknesses much below 2.0 nm because of quantum tunneling effects. These oxide thicknesses (below 2.0 nm) were extrapolated based on I-V measurements, as mentioned previously. XPS yields a very sensitive measurement of the amount of oxide, but this method assumes that the film morphology is very uniform and it cannot easily account for the contribution of suboxides (SiO$_x$, 0<x<2) even though they comprise a non-negligible portion of the total layer in this regime.

TEM is another possibility but this approach suffers from being destructive, time-consuming and because it is a very local measurement. Further work in comparing and correlating these techniques will provide a better understanding for making accurate thickness measurements of ultrathin oxides.

### 5. References

In situ Si flux cleaning technique for producing atomically flat Si(100) surfaces at low temperature

G. D. Wilk, a) Yi Wei, Hal Edwards, and R. M. Wallace
Central Research Laboratories, Texas Instruments, Dallas, Texas 75265

(Received 4 November 1996; accepted for publication 28 February 1997)

We have developed a method for removing oxides and producing atomically flat Si(100) surfaces with single atomic height steps using a Si flux cleaning technique. By introducing a Si flux in the range 1.0–1.5 Å/s at the onset of an SiO₂ thermal desorption step as low as 780 °C, scanning tunneling microscopy (STM) and atomic force microscopy images reveal smooth surfaces with atomically flat terraces with an rms roughness of 0.5 Å and single-step heights of 1.4 Å. STM reveals that A- and B-type steps are present across the entire area of the scanned surface. Desorption of the surface oxide layer with Si fluxes below this range results in rougher surfaces with pits ~50 Å deep and 1000 Å across. For Si fluxes above this range, no pits are seen but atomic steps are not visible on the surface. © 1997 American Institute of Physics. [S0003-6951(97)04017-5]

Device scaling in CMOS is requiring ever thinner gate oxides while still demanding high reliability of these oxides. The gate oxide thinning trend is now placing more focus on the interface between the SiO₂ layer and the Si substrate as a means of identifying the sources of premature breakdown and perhaps improving reliability. 1–3 The interface roughness depends strongly on the cleaning procedure used in preparing the Si surfaces, and standard techniques of producing a surface oxide cap followed by an in situ anneal step at 800–900 °C can actually produce pits on the surface which are 50 Å deep and up to 1000 Å across. For thin-film growth, this large roughness can significantly affect the properties of the film.

It has been suggested for thick oxides 6–8 (~200 Å) and for thin oxides 6–8 (~30 Å) that the pits form by SiO₂ etching of the substrate, where suboxides (SiO₂-x,0<x<2) near the interface desorb as volatile SiO molecules, followed by reduction of the oxide layer in the reaction SiO₂+Si→2SiO (g). Mobile Si monomers are suggested to form in the substrate voids left by the suboxides near the interface which then reduce SiO₂ molecules to the volatile SiO form, which desorbs from the substrate. Engel et al. 9 has also argued through energetics considerations that the formation of mobile monomers is the rate-limiting step in the reaction. Recent investigations on the void growth process, however, suggest that mobile Si monomer formation and SiO₂ formation are kinetically competing processes on the Si surface. 13 While this method removes the oxide, it does so at the expense of forming pits in the Si substrate. It is very desirable, however, to remove the oxide without forming pits in the substrate and also without using chemical etching. Removing the chemical etching steps could reduce and simplify the number of surface preparation steps used in standard processing procedures. Further, while HF etching removes the oxides and yields a smooth, H-terminated surface (rms roughness ~1 Å), there is no well-ordered structure to the surface. An atomically flat Si surface with well-ordered steps can be obtained by flashing the sample at 1200 °C but this process is not practical for large wafers and thermal budget concerns.

A typical surface preparation method starts with the formation of a chemical oxide as a protective cap on the Si surface. Once the sample is placed in vacuum, resistive or radiative heating is used to anneal the sample at 800–900 °C for several minutes to desorb the oxide. Various low Si deposition rates (~0.1–0.6 Å/s) have also been used for several minutes in an attempt to improve the surface quality for subsequent thin-film growth. While the emergence of reflection high-energy electron diffraction (RHEED) streaks and spot patterns was used as an indication of oxide removal in some of these studies, it was assumed that these processes yield a flat, uniform surface. Under many oxide desorption conditions, however, a rough surface can result which may have a significantly detrimental effect on ultrathin film properties, particularly where a uniform interface is required. To our knowledge no one has investigated the Si surfaces with atomic resolution probes following these treatments. An in situ Si surface cleaning technique which uses relatively low temperatures and yields an atomically flat, stepped surface is very desirable. In this letter, we describe a Si flux cleaning technique which can be used to obtain atomically flat, single-height steps on Si(100) at temperatures between 700 and 800 °C. The surface cleaning conditions have been varied as a function of Si deposition rate and substrate temperature.

The substrates were nominally flat 4-in Si(100), n-type wafers with ρ=0.01–0.02 Ω cm. Some of the as-received wafers were placed directly into a molecular beam epitaxy (MBE) chamber without any ex situ chemical cleaning, while others received an initial degreasing with acetone and methanol. The substrates where heated radiatively by a strip heater near the backside of the wafer. A thermocouple placed near the substrate was used for temperature measurements. Since the substrate holder rotates during the surface preparation procedure, direct contact between the thermocouple and substrate was not possible. The thermocouple was calibrated to an optical pyrometer over the temperature range used in this experiment. While the temperature reproducibility was ±5 °C, the absolute temperature is accurate to ±25 °C. After a long degas at 400 °C, the wafers were heated up to 650 °C, at which point the wafer surface was exposed to the Si flux. The anneals were then done at various temperatures and times while the Si flux impinged on the substrate. The base pressure in the MBE chamber was 5×10⁻¹¹ Torr, and was ~8×10⁻¹⁰ Torr during Si deposition. Following the Si flux

---

a)Electronic mail: wik@crlmsm.csc.ti.com
The addition of a Si flux has resulted in a clean surface and a high density of holes (1000–5000 Å wide, 40 Å deep) is seen on the surface.

The holes, as the image shows several steps with very small terrace widths near the hole edge. This behavior may contribute to the depth of the holes in addition to substrate etching by SiO$_2$ formation.

Most Si cleaning methods which use Si deposition to improve the surface quality introduce a Si flux at some point after the heating has been initiated, and often it is done after the anneal step has been completed. This work demonstrates, however, that it is critical that the Si flux be started at the onset of the heating step, in our case 650 °C, so that reduction of the oxide at the top surface prevents oxide reduction at the interface. For Si deposition conditions outside of the range of 0.2–2 Å/s, the surface becomes significantly rougher. For Si deposition rates below ~0.2 Å/s, Si is not supplied quickly enough to reduce SiO$_2$ from the top surface, and voids form from reaction at the bottom SiO$_2$ interface. For deposition rates higher than ~2 Å/s, Si deposits too quickly for the decomposition to occur, thus excess Si blankets the surface and creates less well-defined steps. It is also possible that not all of the SiO$_2$ is desorbed in this case, which would account for the nonuniform surface results.

Figure 2(a) shows a 10X 10 µm$^2$ AFM image of a Si(100) surface (initially containing a native oxide) which has been annealed at 780 °C for 30 min, with a Si flux (~0.3 Å/s of Si) being introduced for the final 10 min of the anneal only. While etching of the substrate still occurs, the void density and size have been reduced by the addition of a Si flux during the anneal. Figure 2(b) shows a 5000 × 5000 Å$^2$ UHV STM image of the sample in Fig. 2(a). Compared to the surface in Fig. 1, the surface is much smoother between the voids, and the voids themselves are much better defined: there is clearly a four-fold symmetry to the voids, reflecting the symmetry of the Si(100) substrate. The addition of a Si flux has resulted in a clean surface and the formation of a well-defined step structure corresponding to the original miscut angle of the surface. This indicates that although the addition of a Si flux for the final 10 min helps to reduce the void size and density, it does not prevent void formation. The holes also appear to act as step pinning centers, as the image shows several steps with very small terrace widths near the hole edge. This behavior may contribute to the depth of the holes in addition to substrate etching by SiO$_2$ formation.

The measured rms roughness is 0.5 Å for this image. Alternating A-type (smooth) and B-type (rough) steps can be seen in the image which indicates a smooth, high quality surface with 1.4 Å single atomic height steps. This image reveals an extremely well-defined step structure on the surface. Atomically flat surfaces such as this one were observed for all samples which were Si flux-cleaned with the Si deposition rate between 1.0 and 1.5 Å/s.

Appendix 4

Figure 1. 10X 10 µm$^2$ AFM image of Si(100) with a native oxide which has been partially desorbed by annealing at 780 °C for 30 min. A high density of voids (1000–5000 Å wide, 40 Å deep) is seen on the surface.

The presence of pits is expected to decrease the intensity of the thermal desorption step. The measured rms roughness is 0.5 Å and both A-type and B-type single atomic height steps can be seen.

It can be seen that the surface is marked by a very high density of pits which are ~50 Å deep. The inset of Fig. 4 shows the corresponding RHEED pattern taken from this surface.

For very thin oxides (≤30 Å), the SiO₂ layer can be completely removed before voids of significant size form at the interface. For thicker oxides (>30 Å), significant reduction of the oxide may be unavoidable by this technique, but the Si flux cleaning method should work well for oxides formed in air and by standard chemical cleaning procedures.

The authors thank Marshall Howell and John Powell for their excellent technical assistance and J. P. A. van der Wagt for very useful discussions.

18 S. Tang (private communication).

FIG. 3. 1×1 µm² STM image of Si(100) after desorption of the native oxide at 780 °C for 10 min with a Si flux of ~1 Å/s, introduced at the onset of the thermal desorption step. The measured rms roughness is 0.5 Å and both A-type and B-type single atomic height steps can be seen.

FIG. 4. 1×1 µm² STM image of a Si sample initially containing a native oxide after an anneal at 800 °C for 10 min with a Si flux of ~6 Å/min. A highly nonuniform surface results with a high density of large holes. The inset shows the corresponding RHEED pattern taken from this surface.
Direct extraction of the electron tunneling effective mass in ultrathin SiO$_2$

B. Brar, G. D. Wilk, and A. C. Seabaugh

Corporate Research Laboratories, Texas Instruments, Inc., Dallas, Texas 75243

(Received 14 May 1996; accepted for publication 22 August 1996)

Electron transport in ultrathin (t$_{ox}$<40 Å) Al/SiO$_2$/n-Si structures is dominated by direct tunneling of electrons across the SiO$_2$ barrier. By analyzing the tunneling currents as a function of the SiO$_2$ layer thickness for a comprehensive set of otherwise identical samples, we are able to extract an effective mass for the tunneling electron in the SiO$_2$ layer. Oxide films 16–35 Å thick were thermally grown in situ in a dry oxygen ambient. The oxide thicknesses were determined by capacitance–voltage measurements and by spectroscopic ellipsometry. The tunneling effective mass was extracted from the thickness dependence of the direct tunneling current between an applied voltage of 0 and 2 V, a bias range that has not been previously explored. Employing both a parabolic and a nonparabolic assumption of the E–κ relationship in the oxide forbidden gap, we found the SiO$_2$ electron mass to be $m^*_e=0.30\pm0.02m_e$, and $m^*_{np}=0.41\pm0.01m_e$, respectively, independent of bias. Because this method is based on a large sample set, the uncertainty in the mass determination is significantly reduced over prior current-voltage fitting methods. © 1996 American Institute of Physics. [S0003-6951(96)04644-X]

The properties of silicon dioxide (SiO$_2$) have been studied since ancient times, but never more intensely than in recent years. The SiO$_2$ layer thickness for a comprehensive set of otherwise identical samples, we are able to extract an effective mass for the tunneling electron in the SiO$_2$ layer. Oxide films 16–35 Å thick were thermally grown in situ in a dry oxygen ambient. The oxide thicknesses were determined by capacitance–voltage measurements and by spectroscopic ellipsometry. The tunneling effective mass was extracted from the thickness dependence of the direct tunneling current between an applied voltage of 0 and 2 V, a bias range that has not been previously explored. Employing both a parabolic and a nonparabolic assumption of the E–κ relationship in the oxide forbidden gap, we found the SiO$_2$ electron mass to be $m^*_e=0.30\pm0.02m_e$, and $m^*_{np}=0.41\pm0.01m_e$, respectively, independent of bias. Because this method is based on a large sample set, the uncertainty in the mass determination is significantly reduced over prior current-voltage fitting methods.

Values for the tunneling effective mass in SiO$_2$ are typically obtained by current–voltage (I–V) measurements. The effective mass is obtained by fitting the I–V measurements to analytic expressions, which are not applicable over a wide bias or oxide thickness range. Toward this end it is important to have reliable measurements of the basic tunneling properties of ultrathin SiO$_2$, particularly the barrier height and the effective mass.

Values for the tunneling effective mass in SiO$_2$ are typically obtained by current–voltage (I–V) measurements. The effective mass is obtained by fitting the I–V measurements to analytic expressions, which are not applicable over a wide bias or oxide thickness range. Toward this end it is important to have reliable measurements of the basic tunneling properties of ultrathin SiO$_2$, particularly the barrier height and the effective mass.

An expression that is well suited for the analysis of the thickness dependence of the tunneling current is obtained from Simmons’ treatment of a similar problem in metal/insulator/metal structures. From Simmons’ paper, the forward tunneling current density for an applied bias smaller than the barrier height can be represented as

$$J^t_{ox}=J_0 \exp(-2\kappa t_{ox}),$$

where $t_{ox}$ is the oxide thickness, and $\kappa$ is the magnitude of the electron wave vector in the oxide band gap. The prefactor $J_0$, derived by Simmons for a symmetric structure with metal electrodes, does not enter into our analysis. Clearly, Simmons’ expression for $J_0$ falls short of a complete description of the current in MOS structures, where one needs to take into account important details such as the different densities of states in the two electrodes as well as the oxide barrier. For precisely this reason, it is incorrect to use Simmons’ expression to fit the amplitude of the tunneling current in MOS structures, i.e., the entire I–V characteristic for a single sample, to extract the electron effective mass, and may explain the large error bars associated with previous determination of the tunneling effective mass using such a technique. However, in the present work, we analyze the change in the tunneling current as a function of thickness, which only requires the portion of Simmons’ expression that is derived from basic quantum mechanical considerations, i.e., reflections across a trapezoidal energy barrier, independent of electrode band structure. From the exponential dependence of the product $J^t_{ox}$ on $t_{ox}$, we can determine $\kappa$. The effective mass can then be extracted from $\kappa$ by using either a parabolic relationship,

$$\kappa=\left(\frac{2m^*_e q [\Phi_B-(V_{ox}/2)]}{\hbar^2}\right)^{1/2},$$

or a nonparabolic relationship,

$$\kappa=\left[\frac{2m^*_{np} q [\Phi_B-(V_{ox}/2)]}{\hbar^2}\right]^{1/2} \left[1-\frac{[\Phi_B-(V_{ox}/2)]}{E_G}\right]^{1/2},$$

where $m^*_e$ is the effective mass in the parabolic $E–\kappa$ approximation Eq. (2), $m^*_{np}$ is the effective mass in the nonparabolic relationship.
rabolic (two-band) $E - \kappa$ approximation Eq. (3), $q\Phi_B$ is the Al-SiO$_2$ energy barrier height, $V_{ox}$ is the voltage dropped across the oxide, and $E_G$ is the oxide band gap. We assume that the barrier has an average height of $q(\Phi_B - V_{ox}/2)$, after Simmons.

For our analysis we need to know only two important oxide parameters: (i) The barrier height $q\Phi_B$, which we assume to be 3.17 eV after the work of Maserjian$^7$ and (ii) the thickness of the oxide $t_{ox}$, which we determine by both capacitance–voltage (C–V) and ellipsometric measurements. The value for the oxide voltage may be assumed to be equal to the applied voltage, or may be determined more accurately by including the surface band bending, which in turn is obtained from the C–V data after Berglund.$^10$ The difference in the extracted value of the effective mass is less than 3% between the two approaches, and therefore, to keep our analysis simple, we assume that the applied bias is equal to $V_{ox}$.

The oxides were grown on nominally flat n-type Si(100) wafers with $p = 0.01 - 0.02$ $\Omega$ cm. A thermal cleaning process was used for in situ surface preparation under ultrahigh vacuum (UHV) conditions with a base pressure of $7 \times 10^{-11}$ Torr. The oxides were grown in a 400 Torr dry O$_2$ ambient (samples were transferred under UHV). Diodes were fabricated with electron-beam evaporated Al contacts, and I–V and C–V measurements were performed on devices with areas spanning four orders of magnitude in current (15, 150, and 1500 $\mu$m diameter). The measured quantities were very reproducible and scaled linearly with the device area, thereby showing excellent uniformity of the oxide layers.

Capacitance–voltage measurements were performed on an HP 4275 LCR meter at 10 kHz. Figure 1 shows the capacitance of the nine samples as a function of applied bias from 0 to 2 V. For our bias polarity, an applied positive voltage to the top Al electrode results in an accumulation in the Si. Capacitance–voltage data through the full two-volt range are obtained for all but the thinnest oxide sample, which is measured only to 0.3 V, limited by the sensitivity of the instrument. We determine the oxide capacitance from the C–V measurements in the degenerate accumulation regime, after a method described by Maserjian et al.$^{11}$ Assuming a bulk dielectric constant for the SiO$_2$ of $\varepsilon_{SiO_2} = 3.9$, we can determine the oxide thickness $t_{ox}$ from the oxide capacitance. For the sample with the thinnest oxide where the C–V data are limited, we estimate a $t_{ox}$ value of 16.5 Å from the zero-bias capacitance, a value which agrees well with our analysis of the tunneling current measured in these structures, and also correlates with the ellipsometric measurement. A comparison of the oxide thicknesses as determined from spectroscopic ellipsometry and C–V measurements is shown in the inset of Fig. 1. We find that the oxide thickness obtained from the C–V data is approximately 3–5 Å larger than the ellipsometric value. This discrepancy is not unusual and may be attributed to the electron wave function in the Si that is peaked away from the oxide barrier, thereby increasing the effective thickness of the SiO$_2$ layer as measured by C–V.$^{12}$ For our analysis, we use the thickness determined from the C–V data, because both the C–V and I–V measurements are performed on the same device. This provides a better local value for the oxide thickness compared to the ellipsometric value. An advantage of analyzing the change in the tunneling current as function of thickness is that a systematic error of 5 Å in the oxide thickness for our samples would change the extracted value of $\kappa$ by only 2%.

Current–voltage measurements were performed using an HP4155 semiconductor parameter analyzer. The current measured in the thickest oxide sample in the low voltage (<0.7 V) range is limited by the sensitivity of the instrument. Figure 2 shows the I–V data in the direct tunneling regime for all nine samples measured on a diode with a diameter of 150 $\mu$m. The direct tunneling current is a very sensitive function of the oxide thickness, and is observed to increase over seven orders of magnitude for a decrease in the oxide thickness from 30 to 16 Å. Note that the curves for all the samples are “parallel,” indicating that the samples are identical in their electron transport properties. The key point is that the major difference in the I–V curves is in the magnitude of the tunneling current, which is a direct consequence of the different oxide layer thicknesses.

An interesting qualitative aspect of the data in Figs. 1 and 2 is the “correspondence” between the I–V and C–V measurements. From the relative magnitudes, one can clearly identify the C–V curve that corresponds to the I–V curve for the same sample. Inasmuch as the C–V data are used to extract a $t_{ox}$ value for the oxide, such a correspondence suggests that we may also be able to infer a thickness directly from the magnitude of the tunneling currents measured in ultrathin oxides. In the final analysis, the tunneling current is the quantity that interests us most, and is very useful for determining thicknesses in the regime, where the C–V measurements are unreliable as a result of the large tunneling currents.

Figure 3 is a plot of the product $J_{ox}^2$ as a function of $t_{ox}$ at different bias points for eight of the nine samples. The data for the thickest oxide are not included because its tunneling current is too low to measure accurately below 0.7 V.

$$\text{FIG. 1. Capacitance–voltage (C–V) measurements in the accumulation region for the nine samples studied. The capacitance for the thinnest oxide cannot be measured above about 0.3 V because of large tunneling currents. The numbers to the right of the curves represent the oxide thickness, which is determined by C–V after the procedure used by Maserjian et al. (see Ref. 11) for all but the thinnest oxide. The inset shows a comparison of the oxide thicknesses as measured by C–V and ellipsometry.}$$

$\varepsilon_{ox} = 3.9$, $t_{ox} = 16.5$ Å, $V_{ox} = 0.3$ V, $J_{ox}^2 = 3.17$ eV after the work of Maserjian, which we assume to be 3.17 eV.
The currents for the eight samples fit an exponential dependence on thickness over six orders of magnitude, in excellent agreement with the tunneling current expression in Eq. (1).

Assuming a thick-oxide barrier height of 3.17 eV$^9$ and using Eqs. (1)–(3) we can extract the effective mass of the tunneling electron at each bias point. Figure 4 is a plot of the dependence on thickness over six orders of magnitude, in excellent agreement with the tunneling current expression in Eq. (1).

Using Eqs. (1)–(3) we can extract the effective mass of the tunneling electron at each bias point. Figure 4 is a plot of the effective mass extracted using this simple procedure are essentially independent of the applied bias, and that the data are obtained from $I-V$ curves measured from eight different samples, with $t_{ox}$ ranging from 16.5 to 35 Å, gives better confidence in the value obtained for the effective mass of tunneling electrons in the SiO$_2$ barrier.

A closer inspection of the dependence of the effective mass on bias in Fig. 4 shows that $m^*_P$ and $m^*_NP$ both increase slightly with applied bias (about 3% from 0 to 2 V). A more accurate analysis that includes the effect of band bending in the Si accumulation layer corrects the extracted value of the effective mass in the desired manner, making the data in Fig. 4 flatter, independent of applied bias. However, such a calculation does not add any new physics to our analysis, and only changes the value of the effective mass by less than 3% at 2 V. From the fit to our data, we find that the nonparabolic $E-K$ dispersion provides a more accurate description of the bands in the oxide forbidden gap. This is consistent with the observations of Maserjian for tunneling electrons with energies closer to the conduction band edge of the SiO$_2$. $^7$

The authors gratefully acknowledge M. Anthony, G. Brown, R. Lake, T. Moise, and J. P. A. van der Waag for several stimulating discussions, and they thank M. Howell for assistance in sample preparation. This research has been supported by DARPA Contract No. F49620-96-C-0006.


---

**FIG. 2.** Oxide thickness dependence of the current–voltage characteristics for nine Au/SiO$_2$/n-Si MOS structures with a diameter of 150 μm. Numbers to the right of the curves are the oxide thickness in Angstroms.

**FIG. 3.** Exponential dependence of the direct tunneling current on the thickness $t_{ox}$ of the SiO$_2$ insulating layer at four different bias voltages for eight Au/SiO$_2$/n-Si MOS structures. The lines represent an exponential fit to the data spanning six orders of magnitude.

**FIG. 4.** The tunneling effective mass for the electron in the SiO$_2$ layer extracted from the fit shown in Fig. 3 assuming both a parabolic $E-K$ ($m^*_P$) and a nonparabolic $E-K$ dispersion ($m^*_NP$) in the oxide, see Eqs. (2) and (3).
Direct extraction of the electron tunneling effective mass in ultrathin SiO₂

B. Brar, G. D. Wilk,* and A. C. Seabaugh
System Components Laboratory and *Materials Science Laboratory
Corporate R&D, Texas Instruments, Dallas, TX 75243

ABSTRACT
Electron transport in ultrathin (t₀ₓ < 40 Å) Al/SiO₂/n-Si single-barrier structures is dominated by direct tunneling of electrons across the SiO₂ barrier. By analyzing the tunneling currents as a function of the SiO₂ layer thickness for a comprehensive set of otherwise identical samples, we are able to extract an effective mass for the tunneling electron in the SiO₂ layer. Oxide films 16 to 35 Å thick were thermally grown in situ in a dry oxygen ambient. The oxide thicknesses were determined by capacitance-voltage measurements and by spectroscopic ellipsometry. The tunneling effective mass was extracted from the thickness dependence of the direct tunneling current between an applied voltage of 0 and 2 V, a bias range that has not been previously explored. Employing both a parabolic and a non-parabolic assumption of the E-k relationship in the oxide forbidden gap, we found the SiO₂ electron mass to be mₑ = 0.30 ± 0.02 mₑ, and mⁿₑ = 0.41 ± 0.01 mₑ respectively, independent of bias. Because this method is based on a large sample set, the uncertainty in the mass determination is significantly reduced over prior current-voltage fitting methods. Current-voltage measurements on preliminary Al/SiO₂/Si/SiO₂/n-Si double-barrier structures are also presented.

With the scaling of metal/oxide/semiconductor (MOS) transistors to smaller dimensions, and the realization of silicon-based quantum devices, there has been a renewed interest in the growth and characterization of ultrathin SiO₂ barriers. Oxide thicknesses in the range 50-100 Å are commonplace today in manufacturing, and research into sub-50 Å oxides has intensified. Below 50 Å, the quantum mechanical tunneling current becomes a limiting leakage component in MOS technology, and an enabling element in resonant tunneling and light emitting silicon devices[1,2]. Silicon-based resonant tunneling structures offer the combined advantage of increased density as well as higher functionality; two properties that are important ingredients in bridging the gap between micro- and nano-electronics. In order to fully exploit the promise of silicon quantum devices, it is important to obtain a fundamental understanding of the nature of the electron transport across the SiO₂ barriers, and perform reliable measurements of the basic tunneling properties of ultrathin SiO₂, particularly the energy barrier height and the effective mass.

Values for the tunneling effective mass in SiO₂ are typically obtained by current-voltage measurements[1,3-6]. The effective mass is usually obtained by fitting the I-V measurements to analytic expressions, which are not applicable over a wide bias or oxide thickness range[3,6]. In our present paper, we employ a direct approach to extract the effective mass for tunneling in SiO₂. By characterizing a set of nine different samples with oxide thicknesses in the range 16 to 35 Å, we are able to observe the exponential dependence of the direct tunneling current on oxide thickness and determine the effective mass and its dependence on device bias. A similar method has been used by Maserjian[7] to investigate the energy-momentum (E-k) dispersion relationship in the SiO₂ forbidden gap. However, in Maserjian's paper, there exists significant scatter in the extracted value of the effective mass for low applied bias corresponding to tunneling of electrons with energies up to 1 eV higher than the conduction band of the Si substrate. This low-bias regime is extremely important for the design of scaled MOS devices and resonant tunneling devices. In the present paper, we are able to determine, with a high degree of precision, the effective mass of the tunneling electrons at low applied biases, corresponding to electrons tunneling with energies from 0 to 2 eV above the Si conduction band edge.

An expression that is well suited for the analysis of the thickness dependence of the tunneling current is obtained from Simmons’ treatment of a similar problem in metal/insulator/metal structures, in which the author used the WKB approximation to obtain an analytic expression for the tunneling current[3]. From Simmons’ paper, the forward tunneling current density for a metal/insulator/metal structure with an applied bias smaller than the barrier height can be represented as:

\[ J^2_{ox} = J_0 \exp \left(-\frac{2k}{t_{ox}} \right) \]

(1)

where t₀ₓ is the oxide thickness, and k is the magnitude of the electron wave vector in the oxide bandgap. The pre-factor J₀, derived by Simmons for a symmetric structure with metal electrodes, does not enter into our analysis. Clearly, Simmons’ expression for J₀ falls short of a complete description of the current in MOS structures, where one needs to take into account important details such as the different densities of states in the two electrodes as well as the oxide barrier. For precisely this reason, it is incorrect to use Simmons’ expression to fit the amplitude of the tunneling current in MOS structures, i.e. the entire I-V characteristic for a single sample, to extract the electron effective mass, and may explain the large error bars associated with previous
determination of the tunneling effective mass using such a technique[8]. However, in the present work, we analyze the change in the tunneling current as a function of thickness, which only requires the portion of Simmons' expression that is derived from basic quantum mechanical considerations, i.e. reflections across a trapezoidal energy barrier, independent of electrode band structure. From the exponential dependence of the product $I_{OX}^2$ on $t_{OX}$, we can determine $k$. The effective mass can then be extracted from $k$ by using either a parabolic relationship,

$$k = \left( \frac{2 m^* p q}{\hbar^2} \right) \left( F_B - \frac{V_{OX}}{2} \right)^{1/2}$$  \tag{2}$$

or a non-parabolic relationship,

$$k = \left( \frac{2 m^* p q}{\hbar^2} \right) \left( F_B - \frac{V_{OX}}{2} \right)^{1/2} \left( 1 - \left( F_B - \frac{V_{OX}}{2} \right) / E_G \right)^{1/2}$$  \tag{3}$$

where $m^* p$ is the effective mass in the parabolic $E-k$ approximation Eq. (2), $m^* N p$ is the effective mass in the non-parabolic (two-band) $E-k$ approximation Eq. (3), $qF_B$ is the Al-SiO$_2$ energy barrier height, $V_{OX}$ is the voltage dropped across the oxide, and $E_G$ is the oxide bandgap. We assume that the barrier has an average height of $q(F_B - V_{OX}/2)$, after Simmons.

For our analysis we need to know only two important parameters associated with the oxide layers: (i) The barrier height $q\Phi_B$, which we assume to be 3.17 eV after the work of Maserjian et al.[9], and (ii) the thickness of the oxide $t_{OX}$, which we determine by both capacitance-voltage ($C-V$) and ellipsometric measurements. The value for the oxide voltage may be assumed to be equal to the applied voltage, or may be determined more accurately by including the surface band-bending, which in turn is obtained from the $C-V$ data after Berglund[10]. The difference in the extracted value of the effective mass is less than 3% between the two approaches, and therefore, to keep our analysis simple, we assume that the applied bias is equal to $V_{OX}$.

A detailed description of the oxide growth process may be found in the paper by Wilk et al.[11]. No post-oxidation anneals were done on these samples. Diodes were fabricated with electron-beam evaporated Al contacts, and $I-V$ and $C-V$ measurements were performed on devices with areas spanning four orders of magnitude in current (15, 150, and 1500 $\mu$m diameter). The measured quantities were found to be very reproducible and scaled linearly with the device area, thereby showing excellent uniformity of the oxide layers.

Capacitance-voltage measurements were performed on an HP 4275 LCR meter at a measurement frequency of 10 kHz[11]. We determine the oxide capacitance from the $C-V$ measurements in the degenerate accumulation regime, after a method described by Maserjian et al.[12]. Assuming a bulk dielectric constant for the SiO$_2$ of $\varepsilon_{OX} = 3.9$, we can determine the oxide thickness $t_{OX}$ from the oxide capacitance. For the sample with the thinnest oxide where the $C-V$ data is limited, we estimate a $t_{OX}$ value of 16.5 $\AA$ from the zero-bias capacitance (measurable for all samples), a value which we show agrees well with our analysis of the tunneling current measured in these structures. A comparison of the oxide thicknesses as determined from spectroscopic ellipsometry and $C-V$ measurements shows that the oxide thickness obtained from the $C-V$ data is approximately 3 to 5 $\AA$ larger than the ellipsometric value. This discrepancy is not unusual and may be attributed to the electron wave function in the Si (at the lower oxide interface) that is peaked away from the oxide barrier, thereby increasing the effective thickness of the SiO$_2$ layer as measured by $C-V$[13]. For our analysis we use the thickness determined from the $C-V$ data, because both the $C-V$ and $I-V$ measurements are performed on the same device. This provides a better local value for the oxide thickness compared to the ellipsometric value. An advantage of analyzing the change in the tunneling current as function of thickness is that a systematic error of 5 $\AA$ in the oxide thickness for our samples would change the extracted value of $k$ by only 2%.

![Fig. 1. Oxide thickness dependence of the current-voltage measurements on nine Al/SiO$_2$/n-Si MOS structures with a diameter of 150 $\mu$m. The bias is applied to the top Al electrode. The numbers to the right of the curves represent the oxide thickness in Angstroms.](image-url)
voltage (< 0.7 V) range is limited by the sensitivity of the instrument. Figure 1 shows the I-V data in the direct tunneling regime for all nine samples measured on a diode with a diameter of 150 μm. Fowler-Nordheim tunneling in these structures is not observed until the voltage is increased above 3 V. The direct tunneling current is a very sensitive function of the oxide thickness, and is observed to increase over seven orders of magnitude for a decrease in the oxide thickness from 30 to 16 Å. Note that the curves for all the samples are “parallel,” indicating that the samples are identical in their electron transport properties. The key point is that the major difference in the I-V curves is in the magnitude of the tunneling current, which is a direct consequence of the different oxide layer thicknesses.

Figure 2 is a plot of the product $J_{Ox}^2$ as a function of $t_{Ox}$ at different bias points for eight of the nine samples. The data for the thickest oxide is not included because its tunneling current is too low to measure accurately below 0.7 V. The currents for the eight samples fit an exponential dependence on thickness over six orders of magnitude, in excellent agreement with the tunneling current expression in Eq. (1).

Assuming a thick-oxide barrier height of 3.17 eV[9] and using Eqs. (1), (2) and (3), we can extract the effective mass of the tunneling electron at each bias point. Figure 3 is a plot of the electron effective mass in the SiO$_2$ extracted from the thickness-dependence of the tunneling currents at various bias points in the direct tunneling regime, using both the parabolic E-$\kappa$ dispersion (Eq. (2); $m^*_p$), and the non-parabolic$E$-$\kappa$ dispersion (Eq. (3); $m^*_NP$). We obtain a value of $m^*_p = 0.30 \pm 0.02$ $m_e$, and $m^*_NP = 0.42 \pm 0.01$ $m_e$, over the bias range measured. It is important to note that the effective mass is approximately constant over the bias range studied. The parabolic value is in good agreement with the mass obtained by fits of the tunneling I-V characteristic by Depas et al.[5] (0.28 to 0.31 $m_e$), Maserjian et al.[9] (0.27 ± 0.05 $m_e$), and Hiroshima et al.[3] (0.33 ± 0.08 $m_e$). The mass obtained from assuming a non-parabolic dispersion is in excellent agreement with Maserjian's value of 0.42 $m_e$ for higher bias voltages[7]. Clearly, care must be taken in modeling the direct tunneling current to use the appropriate mass for the dispersion relationship assumed in the oxide forbidden gap. The fact that $m^*_p$ and $m^*_NP$ extracted using this simple procedure are essentially independent of the applied bias, and that the data are obtained from I-V curves measured from eight different samples, with $t_{Ox}$ ranging from 16.5 to 35 Å, gives better confidence in the value obtained for the effective mass of tunneling electrons in the SiO$_2$ barrier.

A closer inspection of the dependence of the effective mass on bias in Fig. 3 shows that $m^*_p$ and $m^*_NP$ both increase slightly with applied bias (about 3% from 0 to 2V). A more accurate analysis that includes the effect of band-bending in the Si accumulation layer corrects the extracted value of the effective mass in the desired manner, making the data in Fig. 3 flatter, independent of applied bias. However, such a calculation does not add any new physics to our analysis, and only changes the value of the effective mass by less than 3% at 2 V. From the fit to our data, we find that the non-parabolic E-$\kappa$ dispersion provides a more accurate description of the
bands in the oxide forbidden gap. This is consistent with the observations of Maserjian for tunneling electrons with energies closer to the conduction band edge of the SiO₂[7].

Fig. 4. Energy band diagram of a double-barrier resonant tunneling structure.

In conclusion, we would like to present some preliminary I-V data on Al/SiO₂/Si/SiO₂/n-Si double-barrier resonant tunneling diodes. The energy band diagram of the structure is shown in Fig. 4. Such structures have been fabricated in our laboratory using the same technique described in the present paper, which should be compatible with a silicon VLSI process. The nominal thicknesses of the constituent layers are approximately 1-2 nm. In this device's simplest incarnation, the Si-layer sandwiched between the SiO₂ layers is amorphous, and the current transport is normal to the semiconductor surface. Room temperature current-voltage (I-V) measurements on the double-barrier structure have been performed and are shown in Fig. 5. While there is no evidence of resonant tunneling in this preliminary structure, note that Fowler-Nordheim oscillations are observed in the high bias tunneling regime. By subtracting the non-oscillatory exponential tunneling current from the measured I-V characteristic, the periodic nature of these current oscillations can be highlighted, as shown in the inset in Fig. 5. In contrast to conventional Fowler-Nordheim oscillations in single-barrier structures, the oscillatory component in the double-barrier structure shows the presence of at least two frequencies, presumably associated with reflections from both the oxide barriers in the structure. Of course, the Fowler-Nordheim current oscillations are too weak to be useful for practical device applications, but they are an important preliminary result as they clearly indicate that the electrons are able to traverse the structure in a phase-coherent manner, a necessary condition for the realization of resonant tunneling devices.

We gratefully acknowledge M. Anthony, G. Brown, R. Lake, T. Moise, and J. P. A. van der Wagt for several stimulating discussions, and we thank M. Howell for assistance in sample preparation. This research has been supported by DARPA contract F49620-96-C-0006.

Fig. 5. Current-Voltage characteristics of a double-barrier structure showing Fowler-Nordheim current oscillations indicative of phase-coherent electron transport. The inset shows the oscillatory part of the tunneling current.

References
Resonant Tunneling in Disordered Materials such as SiO₂/Si/SiO₂

R. Lake, B. Brar, *G. D. Wilk, A. Seabaugh, and G. Klimeck

Raytheon TI Systems, Box 655936, MS 134, Dallas, TX 75265
*Texas Instruments, Box 655936, MS 147, Dallas, TX 75265

Abstract. We have analyzed the effect of disorder in both the well and barriers of a resonant tunneling diode (RTD). If the disorder is limited solely to the barriers, a good peak-to-valley ratio (PVR) is expected. We describe a general guideline relating the PVR to the bulk mobility and effective mass of the well material of an RTD. We compare the effects of correlated versus uncorrelated disorder on the valley current. We discuss why interband tunnel devices such as the Esaki diode are more robust than RTDs in the presence of disorder.

1. Well versus Barrier Disorder

There have been a number of studies of Si/SiO₂ multilayer structures to look for quantization and resonant effects [1,2]. While the interface can be made smooth, the entire multi-layer structure is amorphous. Core level x-ray spectroscopy gives unambiguous evidence that quantization does occur, and that it follows the standard inverse square relationship to the well width [1]. However, there have been no strong demonstrations of resonant tunneling and negative differential resistance (NDR) in such systems. The observation of state-quantization with core-level-spectroscopy requires only conservation of total energy. State quantization is a necessary but not sufficient condition to observe NDR. Observation of NDR in an RTD requires conservation of both total energy and transverse momentum. The random potential resulting from the noncrystalline nature of the Si/SiO₂ material breaks the translational periodicity and, thus, the transverse momentum conservation required for high peak-to-valley ratios in RTDs.

We simulate the effect of the disorder by creating a mathematical model which mimics the macroscopic effects of amorphous disorder. The model gives the same momentum independence to the scattering since the correlation length of amorphous disorder is approximately the lattice constant, and the model gives the same bulk mobility. We begin with a single-band, tight-binding Hamiltonian which parameterizes the Si-Si (or for III-Vs, the cation-anion) basis matrix elements into a single number, the site energy. Then we assign a random component, $\sigma$, to the site energy. The random component has a Gaussian distribution with a mean of 0 and a variance of $\sigma$. The random component is uncorrelated between any two sites. The only free parameter in the model is $\sigma$. To relate $\sigma$ to a physical quantity, we use the fact that the mobility resulting from this disorder is

$$\mu = \frac{4e\hbar^2n^4}{3m_e m^\text{eff}_d (k_B T)^{5/2} \Omega^2 \sigma^2}$$

where $e$ is the magnitude of the electron charge, $\Omega$ is the volume of the primitive cell, $m_e$ is the conductivity effective mass and $m_d$ is the density of states effective mass. The disorder is treated in the self-consistent Born approximation [3].

In Fig. (1), we choose the tight-binding parameters corresponding to an effective mass of 0.3 for the SiO₂ [4] and 0.5 for the a-Si [1]. In Fig. (1a) the disorder is restricted to the well region. We find that the NDR is destroyed when the mobility of the a-Si in the well is less than or equal to 250 cm²/Vs. If we take the same structure and restrict the same disorder to the barrier layers, there is almost no effect on the I-V and the PVR as is shown in Fig. (1b).

2. General Guideline Relating the PVR to the Bulk Mobility

When attempting to build an RTD in a new material system that is disordered or even amorphous, we would like to have some experimental measure which will predict whether the RTD will have a useful
Appendix 7

618

peak-to-valley ratio. We consider the case in which (a) both the mobility of the bulk material and the valley current of the RTD are determined by the static disorder scattering resulting from substitutional disorder (alloys), geometric disorder (amorphous and poly-crystalline materials), impurities and dopants, and (b) the bulk material and the thin layer have the same microscopic structure. Under such circumstances, both analytical [5] and numerical calculations show that the PVR is related to the bulk, room-temperature mobility by

\[ \text{PVR} \propto \tau = \mu m^*/e. \]  

(2)

Doping provides an experimental knob on the disorder and mobility. In a set of experiments, we increased the doping throughout an AlAs/InGaAs/AlAs based RTD, measured the PVR, and measured the mobility of the well material by growth of bulk InGaAs cpi-layers characterized by resistivity and Hall measurements. We also numerically calculated the PVR of the InGaAs RTD as a function of mobility. The experimental and numerical results are shown in Fig. (2). Except at low mobility, the numerical calculations tend to underestimate the PVR. Therefore, we use the experimental data combined with relation (2) to make predictions for other materials.

We propose a general guide relating PVR to the bulk mobility and conductivity effective mass illustrated in Fig. (3). The PVR vs. mobility curve for the InGaAs RTD is replotted. The other curves are obtained by scaling the InGaAs mobility by \( m_{\text{InGaAs}}/m^\ast \). The scaling law suggests that to obtain a PVR of 5 in a-Si with \( m^\ast = 0.5 \) \( m_e \) will require a mobility of 400 cm²/Vs, well above values found for a-Si.

3. Correlated Versus Uncorrelated Disorder

In an ideal epitaxial structure, the periodic crystal potential is undisturbed in the transverse plane, therefore transverse crystal momentum is conserved, and the process illustrated in Fig. (4) is not

---

Figure 1. I-V of an amorphous SiO₂/Si/SiO₂ RTD with dimensions 1.35/2.97/1.35 nm and \( 10^9 \) cm⁻³ doped leads. (a) The disorder is restricted to the well region. (b) The disorder is restricted to the barrier region.

Figure 2. Experimental and theoretical PVR vs. mobility for an InGaAs well.
allowed. In the presence of disorder, the incident electron can pick up a Fourier component of the disorder potential and scatter into a resonant transverse momentum state $k'_t$. This is the process by which elastic scattering from disorder contributes to the valley current. The momentum coupling which determines the amount of momentum that an electron can obtain from the disorder is given by the Fourier transform of the random potential autocorrelation function.

When the disorder is uncorrelated $<V(R)V(R')>$, and the momentum coupling is a constant $U$. In this case, an incident electron can pick up any transverse momentum that it needs to get into the resonant state, and the scattering component of the valley current is nearly constant, independent of bias as illustrated schematically in Fig. (5a).

If the disorder is correlated, the inverse correlation length provides a cutoff to the momentum transfer. For example with Gaussian correlation, $<V(R)V(R')> \propto e^{-|\mathbf{R}-\mathbf{R}'|^2/\lambda^2}$ where $\lambda$ is the correlation length, and the momentum coupling falls off as $|U_q|^2 \propto \Lambda^4 \pi^2 e^{-k^2/\lambda^2}$. In the valley current region, as the bias is increased, an incident electron must pick up more transverse momentum to scatter into the resonant subband. The amount of momentum that the electron can obtain is governed by $|U_q|^2$. Therefore, for correlated disorder, the scattering component of the valley current falls off with bias as shown schematically in Fig. (5b).

We have numerically explored the effect of the correlation length for disorder limited to the interface layers of GaAs / AlAs RTDs for both exponentially and Gaussian correlated disorder [6]. Figs. (3) and (4) of reference [6] show that as the correlation length increases, the slope of the valley current region becomes more negative and the scattering assisted current decreases with bias. These results indicate that a polycrystalline well with large enough crystal sizes may be sufficient for observing NDR.
Interband Tunnel Diodes and Disorder

Very general reasons suggest that an interband tunnel diode (ITD) such as the Esaki diode [7], the quantum well Esaki diode [8], or the resonant interband tunnel diode [9] should be less affected by disorder than an RTD. A notable difference between an ITD and an RTD is that an ITD requires one less conservation law to exhibit NDR. RTDs require conservation of both total energy and transverse momentum whereas ITDs require only conservation of total energy. For an RTD, Fig. 4 shows that there is always a high transverse-energy state in the well into which an incident electron can scatter while conserving total energy. For an ITD biased in the valley current region, there are no valence states into which an electron can elastically scatter (see for example Figs. (4), (6), and (8) of reference [10]). Since disorder scattering is elastic, the ITD should be more resilient than the RTD to the presence of disorder. This is in fact evident for an Esaki diode since the active region is doped to concentrations of $10^{20}$ cm$^{-3}$. Such a high doping in the well of an RTD would destroy its NDR.

Summary

Although there is experimental evidence of coherent resonance effects in amorphous Si / SiO$_2$ materials, both numerical calculations and analytical theory do not show promise for good PVR from such materials. Amorphous barriers with a crystalline well, however, appear to be sufficient. The analysis of correlated disorder indicates that polycrystalline wells may be sufficient if the domain sizes are large enough. Interband devices are more robust in the presence of disorder since they require one less conservation law to work.

References

Appendix 8

Electronic properties of an epitaxial SiO\textsubscript{x}/Si heterojunction

B. Brar, G. D. Wilk*, and A. C. Seabaugh

Raytheon Systems, Dallas, TX, USA
*Texas Instruments, Dallas, TX, USA

Abstract

Crystalline silicon suboxide, SiO\textsubscript{x} (0 < x < 2), films with oxygen contents ranging from 10 to 35 atomic percent have been grown on Si(100) substrates. Temperature-dependent current-voltage measurements on Al/SiO\textsubscript{x}/Si diodes fabricated from such structures show that the transport across a SiO\textsubscript{x} layer with 30 at. % oxygen is characterized by a thermally activated process with an activation energy of 0.5 eV. The bias dependence of the extracted activation energy and the observed current-voltage characteristics indicates that the measured activation energy corresponds to the conduction band-offset between the SiO\textsubscript{x} and Si.

Introduction

An insulating layer, lattice-matched to silicon, with a tunable energy bandgap would be a revolutionary material to introduce to the silicon semiconductor industry. Such a material could enable heterostructure devices and bandgap engineering in silicon; a welcome addition to the device designers toolbox to meet the formidable challenge of scaling devices to the nanometer length-scale. Towards this end, recent work has demonstrated that crystalline SiO\textsubscript{x} (0 < x < 2) suboxide layers may be grown under conditions straddling the phase boundary between SiO\textsubscript{2} oxidation and SiO etching of the substrate.\textsuperscript{14} In the present paper, we demonstrate that the SiO\textsubscript{x} films are sufficiently crystalline that single crystal silicon may be overgrown on such SiO\textsubscript{x} films; and that the SiO\textsubscript{x} layer acts as an insulating barrier with a conduction band-offset determined to be approximately 0.5 eV with respect to silicon.

Growth and Experiment

SiO\textsubscript{x}/Si samples were grown on 4-inch n-type Si(100) wafers with p = 0.01 – 0.02 Ω-cm. Prior to being placed in an ultrahigh vacuum (UHV) chamber, the wafers were etched in a buffered HF solution (2% HF) for 20 seconds to provide an H-terminated surface. The base pressure in the UHV chamber was 7 x 10\textsuperscript{-10} Torr. After being degassed at 400°C for several hours, the substrates were heated up to 700°C for 10 minutes to remove the hydrogen from the surface and to obtain a clear 2 x 1 reflection high-energy electron diffraction (RHEED) pattern. The SiO\textsubscript{x} films were deposited in the temperature range 680 – 740°C by backfilling the chamber with oxygen to pressures ranging from 7 x 10\textsuperscript{-6} to 5 x 10\textsuperscript{-5} Torr. An electron beam evaporator was used to deposit the Si at a rate of about 2 Å/sec. Diodes were fabricated with Al contacts, and temperature-dependent current-voltage (I-V) measurements were performed on devices spanning four orders of magnitude in current (15, 150, and 1500 µA in diameter). The measured quantities were reproducible and scaled linearly with the device area.

Results and Discussion

Figure 1 shows a cross-sectional transmission electron microscope (TEM) image of a 500 Å SiO\textsubscript{x} layer with 1500 Å of single crystal Si grown on top of it. While stacking faults can be seen in the overgrown film, it is clearly single crystal. RHEED patterns showing 2 x 1 reconstruction also confirmed the existence of a crystalline Si surface throughout the growth of the Si overlayer. High-resolution TEM (not shown here)

![Image](attachment://image.png)

Fig. 1. Cross-sectional TEM of an Al/Si/SiO\textsubscript{x}/Si epitaxial structure. The 1500 Å Si layer above the 500 Å thick SiO\textsubscript{x} layer is single crystal.

![Image](attachment://image.png)

Fig. 2. Current-Voltage (I-V) characteristics of an Al/SiO\textsubscript{x}/Si structure at various temperatures. The temperature ranges from -50°C to 175°C in steps of 25°C.
shows that the layer is inhomogeneous, with neighboring regions of order and disorder, corresponding to phases with different oxygen levels, within the SiOx film. The regions of order allow single crystal overgrowth of Si at relatively low temperatures of about 700°C. Al was deposited on the Si layer to provide an electrical contact, as well as to provide a marker layer in TEM. Since obtaining single crystal Si overgrowth by depositing directly on a silicon oxide layer is difficult, this demonstrates that crystalline Si can be obtained with epitaxial control on an insulating SiOx layer. The oxygen levels and degree of crystallinity in the SiOx films have been measured by Rutherford backscattering spectrometry and ion channeling measurements, respectively, with \( \chi_{\text{min}} \) values as low as 31% for films with 15 at. % oxygen.

Temperature-dependent I-V measurements were performed on an Al/SiOx/Si sample with 30 at. % oxygen. Figure 2 shows the I-V characteristics for various temperatures ranging from -50 to 175 °C. The I-V characteristics are symmetric about zero bias indicating a symmetric barrier corresponding to the SiOx layer sandwiched between the top Al contact and the n-type Si substrate. The weak dependence on applied bias is indicative of carrier transport across a heterojunction with a fixed barrier height. The barrier height can be obtained from the activation energy associated with the temperature dependence of the current. Figure 3 is an Arrhenius plot of the temperature dependence of the current at a bias of 0.1 V. The solid circles are the data at various temperatures, and the line represents a fit to a thermionic emission model for the current transport. An excellent fit is obtained over almost six orders of magnitude. An activation energy of 475 meV is obtained from the model.

To understand the transport mechanism in more detail, we extract the activation energy at each voltage shown in Fig. 2 to study the bias dependence of the activation energy as shown in Fig. 4. The activation energy in Fig. 4 depends very weakly on applied bias, indicative of a fixed heterojunction barrier. The energy barrier to current transport across the SiOx layer is given by the measured activation energy at approximately zero bias: \( \Delta E \approx 0.5 \) eV. The slight decrease of the barrier height with applied bias is presumably due to image-force lowering of the barrier and/or tunneling through the tip of the barrier. Note that the bias-dependence of the activation energy in Fig. 4 is also symmetric about zero bias, consistent with the bias-dependence of the current in Fig. 2.

We believe that the simplest explanation of the transport mechanism is electronic conduction across the SiOx conduction band barrier. The barrier height to both Al and Si is \( \approx 0.5 \) eV. The equivalence of the barrier height to both Al and Si in the Al/SiOx/Si structures is not surprising, considering the same behavior is observed for Al/SiOx/Si and Al/ZnS/Si structures.

**Conclusions**

The physical and electrical properties of a new crystalline oxide barrier have been determined. The oxide, SiOx, with \( x < 2 \), yields a conduction band offset of \( \approx 0.5 \) eV with Si. It is likely that control of the oxygen content can be used to adjust the band-offset and provide a tunable barrier height.

**References**

Crystalline-Silicon Quantum Well (CQW) Process Traveler
for fabrication of SiO₂/Si/SiO₂ resonant tunneling diodes

Clean-up for Rapid Thermal Oxidation (RTO)

- Soak 2 min in 1H₂O:1NH₄OH (ammonium hydroxide) to remove organics
- Rinse 2 min in DI
- Soak 2 min in 1H₂O:1HCl
- Rinse 2 min in DI
- Etch off surface oxide in buffered HF [1HF:100H₂O] 25 s
- Blow dry (no rinse, BHF should roll off the wafer; if it doesn’t repeat the previous step and note the time)
- Inspect
- RTO 1040 °C 40 s to grow a 40 Å oxide

Forming Gas Anneal

- Furnace anneal in forming gas at 430 C for 30 minutes

ALIGNMENT MARKER FORMATION BY ETCHING TRENCHES

Shipley 510 RESIST PROCESS – 1.25 μm thickness

<table>
<thead>
<tr>
<th>Resist Coater Program 1</th>
<th>or</th>
<th>Hand Coat</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bake 130 °C 30 s - HMDS - Bake</td>
<td></td>
<td>Slow Rise 130 °C</td>
</tr>
<tr>
<td>Spin 1000 rpm 3 s</td>
<td></td>
<td>Spin HMDS 2500 rpm 20 s</td>
</tr>
<tr>
<td>Dispense Shipley 510 200 rpm 5 s</td>
<td></td>
<td>Spin Shipley 510 2500 rpm 20 s</td>
</tr>
<tr>
<td>Spin 2500 rpm 20 s</td>
<td></td>
<td>Hot plate prebake 90 °C 90 s</td>
</tr>
<tr>
<td>Dry Spin 2500 rpm 15 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hot plate prebake 90 °C 60 s</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Expose 200 ms reticle - T10097, Pattern: CQW-MARK1

<table>
<thead>
<tr>
<th>Resist Developer Program 1</th>
<th>or</th>
<th>Hand develop</th>
</tr>
</thead>
<tbody>
<tr>
<td>Post exposure bake 110 °C 90 s</td>
<td></td>
<td>Post exposure bake 110 °C 90 s</td>
</tr>
<tr>
<td>Spin 500 rpm 2 s</td>
<td></td>
<td>Develop NMD-W 1 min</td>
</tr>
<tr>
<td>Prewet rinse 500 rpm 4.5 s</td>
<td></td>
<td>Rinse DI 30 s</td>
</tr>
<tr>
<td>Spray NMD-W 400 rpm 65 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DI rinse 1000 rpm 20 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spin 5000 rpm 20 s</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Etch in PlasmaTherm 700 then Evaporate Markers into Silicon Trenches

Etch conditions:
- Pressure 25 mTorr
- CF$_4$ rate 40 sccm
- Temperature 35 °C
- Si Etch Rate ~2 Å/s
- Power 100 W
- O$_2$ rate 3 sccm

Etch time 10 min. Target etch depth 1200 Å

- Load without delay into evaporator
- Evaporate:
  - 400 Å Ti
  - 250 Å Pt
- Lift-off
- Soak in warm acetone 2 min
- Soak in warm methanol 2 min
- Blow dry with nitrogen
- Spin rinse, spin dry if necessary
- Inspect
- Step profile in three places across the wafer diameter:

NewMesa - Formation of Micron-To-Submicron Size Resist Islands

- Inspect under microscope, preclean as necessary, record steps taken

Shipley 510 RESIST PROCESS – 1.25 μm thickness

<table>
<thead>
<tr>
<th>Resist Coater Program 1</th>
<th>or</th>
<th>Hand Coat</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bake 130 °C 30 s - HMDS - Bake</td>
<td></td>
<td>Slow Rise 130 °C</td>
</tr>
<tr>
<td>Spin 1000 rpm 3 s</td>
<td></td>
<td>Spin HMDS 2500 rpm 20 s</td>
</tr>
<tr>
<td>Dispense Shipley 510 200 rpm 5 s</td>
<td></td>
<td>Spin Shipley 510 2500 rpm 20 s</td>
</tr>
<tr>
<td>Spin 2500 rpm 20 s</td>
<td></td>
<td>Hot plate prebake 90 °C 90 s</td>
</tr>
<tr>
<td>Dry Spin 2500 rpm 15 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hot plate prebake 90 °C 60 s</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Expose 200 ms reticle - T10097-02B, Patterns: CQW - NEWMESA

<table>
<thead>
<tr>
<th>Resist Developer Program 1</th>
<th>or</th>
<th>Hand develop</th>
</tr>
</thead>
<tbody>
<tr>
<td>Post exposure bake 110 °C 90 s</td>
<td></td>
<td>Post exposure bake 110 °C 90 s</td>
</tr>
<tr>
<td>Spin 500 rpm 2 s</td>
<td></td>
<td>Develop NMD-W 1 min</td>
</tr>
<tr>
<td>Prewet rinse 500 rpm 4.5 s</td>
<td></td>
<td>Rinse DI 30 s</td>
</tr>
<tr>
<td>Spray NMD-W 400 rpm 65 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DI rinse 1000 rpm 20 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spin 5000 rpm 20 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bake 120 °C 60 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Inspect</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Etching to Form $\text{SiO}_2$ Islands

- Prepare $\text{100H}_2\text{O}:1\text{HF}$ etch  
  Etch rate is approximately $1\,\text{Å/s}$
- Rinse in DI $1\,\text{min}$
- Asher $1\,\text{min}$ 8 W in $\text{O}_2$
- Etch in $\text{100H}_2\text{O}:1\text{HF}$ to remove $\text{SiO}_2$, $20\,\text{s}$ [$\text{SiO}_2$ thickness $\times 1\,\text{ Å/sec} + 10\,\text{sec}$]
- Rinse in DI $10\,\text{s}$
- Blow dry with nitrogen
- We expect water to roll off the wafer after the $100:1$ etch; does it?  Yes  No.
- Remove resist in acetone spray
- Soak in warm acetone 5 min
- Soak in warm methanol 5 min
- Rinse in DI - NO SPIN RINSE SPIN DRY because heating removes HF treatment
- Blow dry with nitrogen

Molecular Beam Epitaxy (MBE) - Growth of Silicon Quantum Well

Prior to MBE growth etching, oxide island thickness is $45\,\text{ Å}$

- Rinse in DI $1\,\text{min}$
- Etch in $\text{100H}_2\text{O}:1\text{HF}$ $25\text{-}35\,\text{s}$ to thin oxides to $20\text{-}10\,\text{Å}$ (etch rate $1\,\text{Å/s}$)
- Load without delay
- Grow $30\,\text{Å}$ Si quantum well
- Form second barrier by UVO
- Record growth condition and observations

Second Forming Gas Anneal

- Wafers are already clean
- Furnace anneal in forming gas at $430\,\text{ ºC}$ for 30 minutes  
  3 min out/30 minutes in/3 minutes out

Thin Aluminum Evaporation

- Inspect.
- Load without delay
- Evaporate $500\,\text{ Å}$ of Aluminum

E-Beam Emitter

- Spin $950$ PMMA (polymethylmethacrylate) $1400\,\text{ rpm}$ $30\,\text{s}$
- Hot plate bake $180\,\text{ ºC}$ $60\,\text{s}$ (This needs to be in a hood)
- Ebeam:  
  Circuit: CQW  Pattern: EMITTER4  Dose: $320\,\mu\text{C/cm}^2$  Mode: 6  Marker: 4
Develop in APT: 1 MIBK:1 IPA 180 s (Prog 2)
Post exposure hot plate bake at 100 °C 60 s
Step profile to get PMMA height _____ Å
Inspect
50 W 30 s oxygen asher
Load without delay
Evaporate: 400 Å Ti
200 Å Pt
200 Å Pt
1200 Å Au
2000 Å Au

Tape lift-off
Remove PMMA in acetone
Soak in warm acetone 5 min
Soak in warm methanol 5 min
Blow dry with N₂
Inspect
Step profile Au metal thickness in three places:

Large Emitter Metallization (Contact Print)

AZ1915 RESIST PROCESS – 1.5 µm thickness

<table>
<thead>
<tr>
<th>Resist Coater Program 3</th>
<th>or</th>
<th>Hand Coat</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bake 130 °C 30 s - HMDS - Bake</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spin 1000 rpm 3 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dispense AZ1915 400 rpm 5 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spin 4000 rpm 20 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dry Spin 2500 rpm 15 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hot plate prebake 120 °C 60 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Slow Rise 130 °C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spin HMDS 4000 rpm 20 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spin AZ1915 4000 rpm 20 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hot plate prebake 120 °C 60 s</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Align and expose on contact aligner Use mask: CQW-METAL4

<table>
<thead>
<tr>
<th>Resist Developer Program 2</th>
<th>or</th>
<th>Hand develop</th>
</tr>
</thead>
<tbody>
<tr>
<td>No post exposure bake</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spin 500 rpm 2 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Prewet rinse 400 rpm 4.5 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spray 1AZ:1H₂O 400 rpm 90 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DI rinse 1000 rpm 20 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spin 5000 rpm 20 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bake 80 °C 60 s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>No post exposure bake</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Develop 1AZ:1H₂O 4 min</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rinse DI 30 s</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Inspect
Soak in 40-1 (40H₂O:1NH₄OH) 10 s, rinse in DI 15 s
Appendix 9

Final CQW Process Traveler for fabrication of SiO$_2$/Si/SiO$_2$ resonant tunneling diodes  Page 5 of 7

- Load without delay
- Evaporate:
  - 400 Å Ti
  - 200 Å Pt
  - 200 Å Pt
  - 1200 Å Au
  - 2000 Å Au

- Tape lift-off
- Remove resist in acetone
- Soak in warm acetone 5 min
- Soak in warm methanol 5 min
- Blow dry with N$_2$

**Aluminum Etch**

- Etch in Aluminum leach
- Rinse in DI 2 min
- Etch in Al leach -50 s (Etch rate is 10 Å/s)
  - Watch to see the Al clear, minimize overetch to protect small devices
- Rinse in DI 2 min
- Inspect
- Step profile (use Table below). Use arrays if large emitter mask is skipped.
- Etch in PlasmaTherm 700

**Etch conditions:**
- Pressure 25 mTorr
- Power 100 W
- CF$_4$ rate 40 sccm
- O$_2$ rate 3 sccm
- Temperature 35 °C
- Si Etch Rate -2 Å/s

**Etch time** 5 min. Target etch depth 600 Å

- Test large emitter devices
- Rinse in DI 2 min
- Blow dry in nitrogen
- Deposit 400 Å silicon nitride

**Si$_3$N$_4$/FOX BONDPAD PROCESS**

- Deposit FOX-15 3800 Å
  - Remove FOX-15 from refrigerator, allow to warm to room temperature
  - Spin 3000 RPM 60 s
  - Hot plate bake 150 °C 1 min
  - Cure in Oxide A24-D with purging nitrogen at 300 °C for 3 hours

- Metal posts are ~4000 Å tall (check Emitter page for measured height)
• CHF₃/O₂ (trifluoromethane/oxygen) etch in PlasmaTherm 700

Etch conditions:  
Pressure     40 mTorr  Power     200 W  
CHF₃ rate    50 sccm  O₂ rate     8 sccm  
Temperature none °C  
FOX-15 Etch Rate 6 Å/s (Pam 7/26/99)

Etch time 5 min

• Inspect
• Step profile, left, center, and right, across 10 x 10 micron array
• Deposit 300 Å Si₃N₄ (silicon nitride) at a temperature of 250 °C to protect the FOX from AZ developer.
• Measure silicon nitride on ellipsometer, record thickness ___ Å and n_____

BONDPAD PROCESS (continued)

AZ1915 RESIST PROCESS – 1.5 μm resist process

<table>
<thead>
<tr>
<th>Resist Coater Program 3</th>
<th>Hand Coat</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bake 130 °C 30 s - HMDS - Bake</td>
<td>Slow Rise 130 °C</td>
</tr>
<tr>
<td>Spin 1000 rpm 3 s</td>
<td>Spin HMDS 4000 rpm 20 s</td>
</tr>
<tr>
<td>Dispense AZ1915 400 rpm 5 s</td>
<td>Spin AZ1915 4000 rpm 20 s</td>
</tr>
<tr>
<td>Spin 4000 rpm 20 s</td>
<td>Hot plate prebake 120 °C 60 s</td>
</tr>
<tr>
<td>Dry Spin 2500 rpm 15 s</td>
<td></td>
</tr>
<tr>
<td>Hot plate prebake 120 °C 60 s</td>
<td></td>
</tr>
</tbody>
</table>

• Expose 480 ms reticle - TI0097, Patterns: CQW-BONDPAD6

<table>
<thead>
<tr>
<th>Resist Developer Program 2</th>
<th>Hand develop</th>
</tr>
</thead>
<tbody>
<tr>
<td>No post exposure bake</td>
<td>No post exposure bake</td>
</tr>
<tr>
<td>Spin 500 rpm 2 s</td>
<td>Develop 1AZ:1H₂O 4 min</td>
</tr>
<tr>
<td>Prewet rinse 400 rpm 4.5 s</td>
<td>Rinse DI 30 s</td>
</tr>
<tr>
<td>Spray 1AZ:1H₂O 400 rpm 90 s</td>
<td></td>
</tr>
<tr>
<td>DI rinse 1000 rpm 20 s</td>
<td></td>
</tr>
<tr>
<td>Spin 5000 rpm 20 s</td>
<td></td>
</tr>
</tbody>
</table>
BOND PAD METALLIZATION

- CF$_4$:O$_2$ PlasmaTherm 700 etch
  Etch conditions:
  - Pressure: 40 mTorr
  - CH$_4$ rate: 50 sccm
  - Temperature: none °C
  - Si$_3$N$_4$ Etch Rate: 250 Å/min
  - Power: 200 W
  - O$_2$ rate: 8 sccm
  - Dc bias: _____ V

Etch time 2.5 min. Target etch depth 625 Å

- Hot plate bake 80 °C 60 s
- Soak in 1HCI:1H$_2$O 30 s
- Rinse in DI 5-10 s
- Spin rinse spin dry, reduce water rinse to no more than 60 s
- Load into evaporator without delay:
- Evaporate:
  - Ti 800 Å
  - Pt 200 Å
  - Au 2000 Å
  - Au 2000 Å

- Lift-off
- Rinse in DI water, blow dry
- Inspect, final comments below
Room temperature operation of epitaxially grown Si/Si$_0.5$Ge$_0.5$/Si resonant interband tunneling diodes

Sean L. Rommel, Thomas E. Dillon, M. W. Dashiel, H. Feng, J. Kolodzey, and Paul R. Berger$^{a)}$

Department of Electrical and Computer Engineering, University of Delaware, Newark, Delaware 19716-3130

Phillip E. Thompson and Karl D. Hobart
Naval Research Laboratory, Washington, D.C. 20375-5347

Roger Lake, Alan C. Seabaugh, Gerhard Klimeck,$^{b)}$ and Daniel K. Blanks
Applied Research Laboratory, Raytheon Systems Company, Dallas, Texas 75243

(Received 1 June 1998; accepted for publication 11 August 1998)

Resonant interband tunneling diodes on silicon substrates are demonstrated using a Si/Si$_0.5$Ge$_0.5$/Si heterostructure grown by low temperature molecular beam epitaxy which utilized both a central intrinsic spacer and δ-doped injectors. A low substrate temperature of 370 °C was used during growth to ensure a high level of dopant incorporation. A B δ-doping spike lowered the barrier for holes to populate the quantum well at the valence band discontinuity, and an Sb δ-doping reduces the doping requirement of the $n$-type bulk Si by producing a deep $p^+$ well. Samples studied from the as-grown wafers showed no evidence of negative differential resistance (NDR). The effect of postgrowth rapid thermal annealing temperature was studied on tunnel diode properties. Samples which underwent heat treatment at 700 and 800 °C for 1 min, in contrast, exhibited NDR behavior. The peak-to-valley current ratio (PVCR) and peak current density of the tunnel diodes were found to depend strongly on δ-doping placement and on the annealing conditions. PVCRs ranging up to 1.54 were measured at a peak current density of 3.2 kA/cm$^2$. © 1998 American Institute of Physics. [S0003-6951(98)04841-4]

Recent demonstrations of high speed and low power resonant tunneling diode/transistor circuits$^{1-3}$ have shown how the tunnel diode can boost the performance of a transistor technology. The utility of the tunnel diode has been realized since the early nineteen sixties,$^4$ but today tunnel diodes are used only in discrete form and for niche applications, such as high speed pulse and edge generation.$^5$ The drawback to the tunnel diode has long been the difficulty in controlling peak current$^6$ and the lack of an integrated circuit process.$^7$ This letter demonstrates Si/Si$_0.5$Ge$_0.5$/Si resonant interband tunneling diodes (RITD). The diodes studied were fabricated using molecular beam epitaxy (MBE) and incorporated a device structure suitable for integration with complementary metal-oxide-semiconductor (CMOS) or Si/ SiGe heterojunction bipolar technology. With this type of device it appears that the performance benefits of an integrated Si tunnel diode/transistor technology can now be explored. The five key points to this SiGe RITD design are: (i) an intrinsic tunneling barrier, (ii) δ-doped injectors, (iii) offset of the δ-doping planes from the heterojunction interfaces, (iv) low temperature molecular beam epitaxial growth (LT-MBE), and (v) postgrowth rapid thermal annealing (RTA) for dopant activation and/or point defect reduction.

The benchmark room temperature peak-to-valley current ratio (PVCR) for alloyed Esaki tunnel diodes in Si$^7$ is about 4.0 and in Ge$^8$ is 8.3. However, the benchmark in epitaxially grown Si-based tunnel diodes is a PVCR of only 1.2 for a resonant tunneling diode which employed a relaxed buffer layer.$^9$ But, the highest reported PVCR of any tunnel diode (144) used an RITD configuration in the InGaAs/InAlAs material system.$^{10}$ Schematic diagrams of the RITDs examined in this study are shown in Fig. 1. The diodes studied here are similar to an RITD embodiment originally proposed by Sweeney and Xu,$^{11}$ making use of Sb and B δ-doping planes, and the Si/SiGe valence band discontinuity to achieve confined states. Figure 1(a) shows one configuration of the RITD, TD1, which employed a 4 nm undoped Si$_0.5$Ge$_0.5$ tunneling barrier and δ-doping planes at the Si/SiGe heterointerface. Figure 1(b) shows another configuration, TD2, which was identical to TD1 described above, except that both δ-doping planes were offset from the Si/SiGe heterointerface with 1 nm of undoped Si on either side of the Si$_0.5$Ge$_0.5$ tunneling barrier.

The variation in δ-doping placement between TD1 and TD2 was chosen because of two issues relevant to the RITDs of this study: the effects of growth interruption and dopant outdiffusion. A δ-doped layer is in essence a stop growth.

![Schematic diagrams of the basic Si/SiGe/Si RITD structures. The tunneling barrier of TD1 (a) was 4 nm undoped Si$_0.5$Ge$_0.5$. The tunneling barrier of TD2 (b) repeated TD1 except for an additional 1 nm of undoped Si on either side of the Si$_0.5$Ge$_0.5$.](image)

$^a)$Author to whom correspondence should be addressed. Electronic mail: pberger@ee.udel.edu

$^{b)}$Present address: Jet Propulsion Laboratory, Pasadena, CA 91106-8099.
The growths were initiated with a 1 nm undoped Si buffer layer grown at 700 °C. The substrate temperature was then lowered to 370 °C for the remainder of the sample growth. A short stop growth, the growth rate drops dramatically, which has been shown to quench quantum well photoluminescence. Also, dopant outdiffusion from the δ-doped spike is expected to be preferentially oriented towards the undoped central Si<sub>0.5</sub>Ge<sub>0.5</sub> spacer, rather than the highly doped outer Si injector layers, due to the concentration gradient. Furthermore, Sb diffusion has been shown to be enhanced with increased Ge content whereas B diffusion has been shown to be suppressed with the addition of Ge. Thus, the placement of the δ-doped layers offset from the Si<sub>0.5</sub>Ge<sub>0.5</sub> spacer using undoped Si in TD2 was expected to minimize these effects and to provide a higher quality tunneling barrier with reduced defects and higher PVCR. The data presented in this study supports this supposition (see Table I).

It is well known that dopants such as Sb can segregate during MBE growth, yielding undesirably broadened δ-doping profiles. Hobart et al. found that dopant segregation could be suppressed by lowering the growth temperature. Provided the layers are sufficiently thin, crystalline growth has been shown to occur even for extremely low temperatures (150 nm at 325 °C is a typical thickness). A short postgrowth anneal has been shown to be sufficient to activate the dopants and also to anneal out point defects. Therefore, in order to maximize the degeneracy of the δ-doping and bulk doping levels of the diodes in this study, a low substrate temperature of 370 °C was chosen with the understanding that an increase in point defect density might accompany the elevated doping levels.

Epitaxial growth was achieved with a specially designed MBE growth system using elemental Si and Ge in e-beam sources, elemental Sb in a standard Knudsen cell and elemental B in a high temperature Knudsen cell. The structures were grown on 75 mm B-doped (ρ = 0.015–0.04 Ω cm) Si(100) wafers. Prior to growth, the substrates were prepared using a cleaning technique previously described. Base pressure of the MBE growth system was 5 × 10<sup>-9</sup> Pa and typical pressure during growth was 6 × 10<sup>-7</sup> Pa. The growths were initiated with a 1 nm undoped Si buffer layer grown at 700 °C. The substrate temperature was then lowered to 540 °C for the growth of a 70 nm B-doped p<sup>+</sup>-Si (2 × 10<sup>19</sup>/cm<sup>3</sup>) layer. The substrate temperature was further reduced to 370 °C for the remainder of the sample growth.

### Table I. Summary of the room temperature I–V characteristics of Si/Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si RITDs illustrating the peak voltage, peak current density, and PVCR for TD1 and TD2, and from mesa diodes of varying diameters. Results from the best devices are presented.

<table>
<thead>
<tr>
<th>Sample number</th>
<th>Diode Diameter (μm)</th>
<th>Peak Voltage (V)</th>
<th>Peak current Density (A/cm&lt;sup&gt;2&lt;/sup&gt;)</th>
<th>PVCR</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>700/800 °C</td>
<td>700/800 °C</td>
<td>700/800 °C</td>
<td>700/800 °C</td>
</tr>
<tr>
<td>TD1</td>
<td>18</td>
<td>0.35/0.12</td>
<td>2150/220</td>
<td>1.21/1.04</td>
</tr>
<tr>
<td></td>
<td>50</td>
<td>0.55/0.25</td>
<td>1720/180</td>
<td>1.18/1.04</td>
</tr>
<tr>
<td></td>
<td>75</td>
<td>0.68/0.36</td>
<td>1490/470</td>
<td>1.11/1.35</td>
</tr>
<tr>
<td>TD2</td>
<td>18</td>
<td>0.34/0.16</td>
<td>3230/520</td>
<td>1.54/1.18</td>
</tr>
<tr>
<td></td>
<td>50</td>
<td>0.87/0.38</td>
<td>2870/430</td>
<td>1.52/1.26</td>
</tr>
<tr>
<td></td>
<td>75</td>
<td>1.21/0.52</td>
<td>2690/470</td>
<td>1.48/1.30</td>
</tr>
</tbody>
</table>

Stop growths are commonly employed to smoothen the growth front profile and reduce heterojunction roughness. During a stop growth, the growth rate drops considerably, but the impurity accumulation rate rises dramatically, which has been shown to quench quantum well photoluminescence. Also, dopant outdiffusion from the δ-doped spike is expected to be preferentially oriented towards the undoped central Si<sub>0.5</sub>Ge<sub>0.5</sub> spacer, rather than the highly doped outer Si injector layers, due to the concentration gradient. Furthermore, Sb diffusion has been shown to be enhanced with increased Ge content whereas B diffusion has been shown to be suppressed with the addition of Ge. Thus, the placement of the δ-doped layers offset from the Si<sub>0.5</sub>Ge<sub>0.5</sub> spacer using undoped Si in TD2 was expected to minimize these effects and to provide a higher quality tunneling barrier with reduced defects and higher PVCR. The data presented in this study supports this supposition (see Table I).

It is well known that dopants such as Sb can segregate during MBE growth, yielding undesirably broadened δ-doping profiles. Hobart et al. found that dopant segregation could be suppressed by lowering the growth temperature. Provided the layers are sufficiently thin, crystalline growth has been shown to occur even for extremely low temperatures (150 nm at 325 °C is a typical thickness). A short postgrowth anneal has been shown to be sufficient to activate the dopants and also to anneal out point defects. Therefore, in order to maximize the degeneracy of the δ-doping and bulk doping levels of the diodes in this study, a low substrate temperature of 370 °C was chosen with the understanding that an increase in point defect density might accompany the elevated doping levels.

Epitaxial growth was achieved with a specially designed MBE growth system using elemental Si and Ge in e-beam sources, elemental Sb in a standard Knudsen cell and elemental B in a high temperature Knudsen cell. The structures were grown on 75 mm B-doped (ρ = 0.015–0.04 Ω cm) Si(100) wafers. Prior to growth, the substrates were prepared using a cleaning technique previously described. Base pressure of the MBE growth system was 5 × 10<sup>-9</sup> Pa and typical pressure during growth was 6 × 10<sup>-7</sup> Pa. The growths were initiated with a 1 nm undoped Si buffer layer grown at 700 °C. The substrate temperature was then lowered to 540 °C for the growth of a 70 nm B-doped p<sup>+</sup>-Si (2 × 10<sup>19</sup>/cm<sup>3</sup>) layer. The substrate temperature was further reduced to 370 °C for the remainder of the sample growth.

Current–voltage (I–V) characteristics were measured with an HP 4142 Semiconductor Parameter Analyzer and a Tektronix curve tracer. All measurements were compared on both systems for consistency. The as-grown RITDs showed no signs of NDR, and exhibited I–V characteristics of leaky backward diodes.

In contrast, samples which were annealed at 700 and
800 °C exhibited room temperature NDR behavior (Table I and Fig. 3). TD2 was also annealed at 600 °C and only showed a plateau in its I–V characteristics near the peak voltage where NDR was observed for the samples annealed at 700 and 800 °C. Furthermore, from Table I, lower PVCR and peak current density (by an order of magnitude) is observed for annealing temperatures as high as 800 vs 700 °C. A key observation is that the peak current density can be engineered during postgrowth processing with a short high temperature anneal. Optimal annealing temperatures appear to be between 600 and 800 °C, perhaps close to the 700 °C employed here.

An interesting trend was found among the samples tracking the placement of the δ-doping plane. TD1, the structure with the δ-doping placed at the heterointerface, was found to have PVCRs which ranged up to 1.21 with a peak current density of 2.1 A/cm² and 1.35 with a peak current density of 470 A/cm² when annealed at 700 and 800 °C, respectively. TD2, where the δ-doping was offset 1 nm from the SiGe/Si heterointerface, exhibited PVCRs up to 1.54 with a peak current density of 3.2 A/cm² and 1.30 with a peak current density of 470 A/cm² when annealed at 700 and 800 °C, respectively. With the exception of the 75-μm-diameter diode TD1 annealed at 800 °C, the performance of the remainder of the devices appeared to improve with the δ-doping plane offset 1 nm away from the Si/SiGe heterointerface. The aforementioned discrepancy in the data is attributed to a known radial nonuniformity in the B dopant distribution of the samples.

The peak voltages measured for all the samples shifted to higher voltage with increasing diode area due to series resistance. By plotting the peak voltage versus the peak current as a function of diode diameter, the slope of the curve yields an intrinsic series resistance of 5 Ω in the measurement setup. The extrapolated intrinsic peak voltage for TD2 annealed at 700 °C was found to be 0.33 V, from the y intercept, which agrees favorably with the predicted value obtained from theoretical modeling, Fig. 2.

It should be noted that the I–V characteristics for all the diodes measured in this study were repeatable and stable. Some RITDs were tested continuously for up to 1 h and without degradation in PVCR. Also, the yield of RITDs exhibiting NDR behavior is estimated over 95% from the samples annealed at 700 to 800 °C. Figure 3 shows an overlay of the I–V characteristics obtained from six representative RITDs from TD2 (annealed at 700 °C) to illustrate NDR reproducibility.

In conclusion, NDR behavior at room temperature was observed in epitaxially grown Si/SiGe/Si heterostructure RITDs. The structures utilized an intrinsic Si0.7Ge0.3 tunneling barrier and δ-doped Si injectors. The placement of the δ-doping plane offset into the Si injectors may have reduced the effect of impurity diffusion of dopants into the central device region. Low temperature epitaxial growth at 370 °C allowed for a high incorporation of dopant species. Subsequent postgrowth anneals were found to activate the dopants and reduce point defect density, and an optimal anneal temperature appears to exist. NDR behavior was observed to be stable and repeatable. This study has demonstrated that SiGe RITD peak current density and PVCR can also be tailored by appropriate postgrowth processing.

The authors wish to thank D. Simons of NIST for SIMS, M. Twigg of NRL for TEM, and T. Adam, D. Aiken, C. Guedj. A. Khan, R. Jonczyk, J. Taylor, and T. Troeger of the University of Delaware, J. Cummings, B. Feyock, M. Mauk, and Z. A. Shellenbarger, of Astropower, Inc.; and S. Hui and J. Lopata of Lucent Technologies for assistance with the device fabrication and useful discussions. This work was supported by the National Science Foundation (ECS-9624160 and ECS-9622134) and by DARPA/AFOSR (F49620-96-C-0006).

---

FIG. 3. I–V characteristics of six representative RITDs with the TD2 structure annealed at 700 °C having 18 μm diameters which exhibit room temperature NDR (PVCR ~ 1.4 at a peak current density of 2.75 kA/cm²).

---

5. Picosecond Pulse Labs, Boulder, CO.
7. V. M. Franks, K. F. Hulme, and J. R. Morgan, Solid-State Electron. 8, 343 (1965); N. Holonyak, Jr. (private communication).
Epitaxially Grown Si Resonant Interband Tunnel Diodes Exhibiting High Current Densities

Sean L. Rommel, Thomas E. Dillon, Paul R. Berger, Phillip E. Thompson, Karl D. Hobart, Roger Lake, and Alan C. Seabaugh

Abstract—This study presents the room-temperature operation of δ-doped Si resonant interband tunneling diodes which were fabricated by low-temperature molecular beam epitaxy. Post growth rapid thermal annealing of the samples was found to improve the current–voltage (I–V) characteristics. Optimal performance was observed for a 600 °C 1-min anneal, yielding a peak-to-valley current ratio (PVCR) as high as 1.38 with a peak current density (Jp) as high as 1.42 kA/cm² for a device with a 4-nm intrinsic Si tunnel barrier. When the tunnel barrier was reduced to 2 nm, a PVCR of 1.41 with a Jp as high as 10.8 kA/cm² was observed. The devices withstood a series of burn-in measurements without noticeable degradation in either the Jp or PVCR. The structures presented are strain-free, and are compatible with a standard CMOS or HBT process.

Index Terms—CMOS compatibility, molecular beam epitaxy, negative differential resistance, rapid thermal annealing, resonant interband tunneling diodes, silicon.

I. INTRODUCTION

Tunnel diodes are undergoing a rebirth particularly in the III-V material systems where integrated tunnel diode/transistor circuits are showing promise for mixed signal [1], [2] and memory [3], [4] applications. However, the lack of a Si-based process compatible with CMOS or SiGe heterojunction bipolar transistor (HBT) technology has impeded similar efforts in Si. Many of the earliest Si-based tunnel diodes, including the Si Esaki diode with the highest reported peak-to-valley current ratio (PVCR) of 4.0 [5], were fabricated via an alloying process. While this technique was adept at fabricating discrete devices, it was not suited for integrated circuit processing [6]. Valient attempts were made in the early 1990’s to fabricate Si/SiGe resonant tunneling diodes (RTD’s), but the lack of a material capable of achieving a conduction band offset prevented the realization of RTD’s with PVCR’s much greater than 1.2 [7]. A recent letter by the authors presented the room-temperature operation of δ-doped Si/Si₀.₅Ge₀.₅/Si resonant interband tunneling diodes (RTD’s) which were fabricated epitaxially by low-temperature molecular beam epitaxy (LT-MBE) [8]. As-grown samples showed no evidence of negative differential resistance (NDR). However, heat treatments in a rapid thermal annealing (RTA) furnace used for dopant activation and point defect reduction resulted in NDR behavior. PVCR’s as high as 1.5 at a peak current density of 3.2 kA/cm² were reported for a 1-min anneal at 700 °C. Beyond this temperature, the current density was found to abruptly decrease by an order of magnitude. This letter builds upon the previous study, presenting epitaxially fabricated δ-doped RTD structures consisting purely of Si which exhibit NDR at room temperature.

The key differences between the RTD’s studied here and the previously reported Si/SiGe/Si RTD’s are 1) a purely Si tunnel barrier eliminates critical thickness issues and strain associated with SiGe alloys, 2) strain relaxation during the RTA heat treatments is avoided, and 3) quantum confinement is not aided by the presence of a heterojunction discontinuity. The two structures presented, which will be referred to as SiTD1 and SiTD2, are shown in Fig. 1. The only variation between the two structures is the tunnel barrier thickness, which is 4 nm of undoped Si for SiTD1 and 2 nm of undoped Si for SiTD2. As with the previously reported Si/Si₀.₅Ge₀.₅/Si RTD’s, B and Sb δ-doped injectors are used to create confined states in the valence and conduction bands, respectively. Fig. 2 shows a calculated band diagram for SiTD1. The δ-doped regions are assumed broadened over 1 nm with a dopant activation of 50%. The diagram was generated by solving the effective-mass Schrödinger equation and corresponding quantum charge for each band and iterating to convergence with Poisson’s equation. As evidenced in this diagram, the built-in voltage drops across the intrinsin region. This region,
Fig. 2. Calculated energy band diagram and resonant states of SiTD1. The Sb and B activation of the δ-doped regions is assumed to be 50%. X\textsubscript{z} denotes the conduction band minimums along the k\textsubscript{z} axis of the Brillouin zone, and X\textsubscript{xy} denotes the conduction band minimums along the k\textsubscript{x} and k\textsubscript{y} axes where z is the growth direction. SO denotes the split-off valence band-edge.

therefore, is also treated as the tunnel barrier. As Si has an indirect bandgap, the peak current in this structure is attributed to phonon assisted tunneling between the X\textsubscript{xy} electron and light hole states [9]. The NDR in this structure results from a decrease in the tunneling probability with applied bias as these bands uncross.

II. EXPERIMENTAL SETUP

Epitaxial growth was achieved with a specially designed MBE growth system [10] using elemental Si and Ge in e-beam sources, elemental Sb in a standard Knudsen cell and elemental B in a high-temperature Knudsen cell. The structures were grown on 75-mm B-doped (ρ = 0.015-0.04 Ω-cm) Si(100) wafers. Prior to growth, the substrates were prepared using a cleaning technique previously described [11]. The growths were initiated with a 2-nm undoped Si buffer layer grown at 700 °C. The substrate temperature was then lowered to 540 °C for the growth of a 70-nm B-doped p\textsuperscript{+}Si (2×10\textsuperscript{19}/cm\textsuperscript{3}) layer.

The substrate temperature was further reduced to 370 °C for the growth of a 70-nm B-doped p\textsuperscript{+}Si (2×10\textsuperscript{19}/cm\textsuperscript{3}) layer.

III. RESULTS AND DISCUSSION

Room temperature current-voltage (I-V) characteristics were measured both with an HP 4142 Semiconductor Parameter Analyzer and a Textronix curve tracer. In contrast to the previous study, NDR behavior was observed in the control samples which were not heat treated. However, NDR was only evident in the 5- and 10-μm diameter diodes of the control samples, and the observed PVCR from these samples was barely greater than one. Post-growth heat treatments substantially improved the device performance.

Table I summarizes the peak current density (J\textsubscript{p}), valley current density (J\textsubscript{v}), and PVCR of 18 μm diameter diodes resulting from each anneal temperature employed on SiTD1 and SiTD2. The largest combination of J\textsubscript{p} and PVCR occurred after a 600 °C, 1-min anneal for both SiTD1 and SiTD2; a PVCR of 1.38 with a J\textsubscript{p} of 1.36 kA/cm\textsuperscript{2}, and a PVCR of 1.45 with a J\textsubscript{p} of 9.4 kA/cm\textsuperscript{2} were observed for SiTD1 and SiTD2, respectively. Anneal temperatures above this optimal value led to lower values of J\textsubscript{p}. It should also be noted that the degradation of Si RITD's occurred at an anneal temperature 100 °C below that of the Si/Si\textsubscript{0.5}Ge\textsubscript{0.5}/Si RITD study [8], possibly because the diffusion of B is more rapid in bulk Si than in Si\textsubscript{1-x}Ge\textsubscript{x} alloys [12].

Spacer thickness had a significant influence on J\textsubscript{p} and v. Fig. 3 shows an overlay of the I-V characteristics of 10 μm diameter diodes from SiTD1 and SiTD2, both annealed at a temperature of 600 °C for 1 min. The current density of SiTD2 (10.8 kA/cm\textsuperscript{2}) is almost an order of magnitude larger than that of SiTD1 (1.42 kA/cm\textsuperscript{2}). Since the devices were grown under identical conditions with the exception of spacer thickness, the elevated current density of SiTD2 must be due to its thinner spacer. The fact that all entries from SiTD1 in Table I have larger J\textsubscript{p} and J\textsubscript{v} values than corresponding entries from SiTD2 reinforces this conclusion. However, a reduction in spacer thickness did not yield as sharp of an increase in current density as the authors originally suspected. The may suggest that the depletion region for these structures extends beyond the δ-doping planes. With proper adjustments to the doping levels and to growth parameters, this problem may be avoided.

### Table I

<table>
<thead>
<tr>
<th>T(°C)</th>
<th>500</th>
<th>550</th>
<th>600</th>
<th>650</th>
<th>700</th>
</tr>
</thead>
<tbody>
<tr>
<td>SiTD1</td>
<td>J\textsubscript{p} (kA/cm\textsuperscript{2})</td>
<td>1.98</td>
<td>1.46</td>
<td>1.28</td>
<td>1.15</td>
</tr>
<tr>
<td></td>
<td>J\textsubscript{v} (kA/cm\textsuperscript{2})</td>
<td>1.67</td>
<td>1.23</td>
<td>1.05</td>
<td>0.92</td>
</tr>
<tr>
<td>PVCR</td>
<td>0.52</td>
<td>0.52</td>
<td>0.52</td>
<td>0.52</td>
<td>0.52</td>
</tr>
<tr>
<td>SiTD2</td>
<td>J\textsubscript{p} (kA/cm\textsuperscript{2})</td>
<td>3.50</td>
<td>3.00</td>
<td>2.50</td>
<td>2.00</td>
</tr>
<tr>
<td></td>
<td>J\textsubscript{v} (kA/cm\textsuperscript{2})</td>
<td>3.00</td>
<td>2.50</td>
<td>2.00</td>
<td>1.50</td>
</tr>
<tr>
<td>PVCR</td>
<td>0.75</td>
<td>0.75</td>
<td>0.75</td>
<td>0.75</td>
<td>0.75</td>
</tr>
</tbody>
</table>

oxide. The Al dots served as a mask when the samples were etched in a CF\textsubscript{4}/O\textsubscript{2} plasma for mesa isolation. Finally, an Al backside contact was thermally evaporated to complete the device fabrication.

![Image](image-url)
The variation in peak voltage evident in Fig. 3 is attributed to the series resistance of the Al contacts.

A burn-in study was performed on a portion of SITD2 annealed at 600 °C. The devices on this sample were cycled between -1.5 and 1.5 V at a rate of 18 cycles/s for the first 20,500 cycles. The rate was then increased to 42 cycles/s for the duration of the measurements. A 0.47% reduction in $J_p$ and $J_v$ was observed over the first 20,500 cycles. The $I-V$ characteristics then remained essentially unchanged after 83,800 cycles.

IV. CONCLUSION

In conclusion, Si RITD's were fabricated epitaxially and found to exhibit NDR behavior at room temperature. PVCR's up to 1.42 with a $J_p$ as high as 1.42 kA/cm$^2$ and up to 1.41 with a $J_p$ as high as 10.8 kA/cm$^2$ were observed after a 1-min 600 °C anneal for 4- and 2-nm undoped Si spacers, respectively. The current density of the RITD's was found to depend on the thickness of the undoped Si spacer, allowing for engineering of the peak current density for specific device applications. Optimal anneal conditions may be affected by the interdiffusion of dopants, as device degradation occurred 100 °C below the 700 °C, 1-min optimal anneal previously reported for Si/SiGe/Si RITD's. The devices withstood a burn-in study which demonstrated their reliability for circuit operation. The device structure, as well its low temperature fabrication process makes it a strong candidate for integration in a CMOS or HBT fabrication line.

ACKNOWLEDGMENT

The authors would like to thank C. Guedj (University of Delaware) for X-ray diffraction, D. S. Simons (NIST) for secondary ion mass spectrometry. M. Twigg (NRL) for high-resolution transmission electron microscopy, and Astropower Inc. for help in device fabrication. NEMO software was used to calculate the structure of the band diagrams. In addition, the authors wish to recognize J. Kolodzey (University of Delaware) and G. Pomereneke (DARPA/ETO) for their guidance and support.

REFERENCES

Si-Based Interband Tunneling Devices For High-Speed Logic and Low Power Memory Applications
Sean L. Rommel, Thomas E. Dillon, Paul R. Berger, Roger Lax,*, Phillip E. Thompson,*, Karl D. Hobart,*, Alan C. Seabaugh,*, and David S. Simons*

University of Delaware, Department of Electrical and Computer Engineering, Newark, DE 19716-3130
*Raytheon Systems, Dallas, TX 75243, Naval Research Laboratory, Washington, D.C. 20375, NIST, Gaithersburg, MD 20899

Tunnel diode/ transistor logic (TDTL), realized to date in III-V material systems only, enhances any transistor technology [1]. Memory circuits incorporating low current density double barrier tunneling diodes (DBRTDs) [2] and resonant interband tunneling diodes (RTTDs) [3] have been demonstrated with lower power dissipation than conventional CMOS SRAM or DRAM circuits. In high current density DBRTDs, in contrast, have been shown to successfully improve the speed and power of logic circuitry such as multiplaxers [4] and analog-to-digital converters [5]. However, such technology will never reach mainstream CMOS or SiGe HBT technology unless a suitable Si-based negative differential resistance (NDR) device can be developed.

This study extends the preliminary work of the authors [6], presenting improved epitaxially grown Si/Si0.5Ge0.5/Si resonant interband tunnel diodes (RTTDs) with current densities which exceed any previously reported [7] for a Si-based NDR device. For the first time, the needs of Si-based TDTL circuits are beginning to be addressed. Two new classes of Si-based NDR devices are also reported here: Si-only RTTDs and Si/Si0.5Ge0.5 heterojunction Esaki tunnel diodes with a digitally graded superlattice (DG-SL). The key to achieving room temperature NDR is developing tight control of dopant profiles during epitaxial growth. The structures presented here make use of δ-doping planes of B and Sb to reduce the doping requirements of the bulk regions and also to define the tunnel barrier. The use of a low substrate temperature (370°C) during molecular beam epitaxial (MBE) growth leads to higher dopant incorporation and minimizes the segregation of dopants, such as Sb, during growth [8]. Post-growth rapid thermal annealing (RTA) were employed to activate dopants and reduce point defect density. An intrinsic tunnel barrier was incorporated in all designs to reduce gap states and band tails in order to reduce the excess valley current. As will be shown in this study, precise control of the dopant profile, the material content of the tunnel barrier, and the device geometry are all critical to engineering the desired current density.

Fig. 1 presents a schematic diagram of a design for a high current density RTTD. The intrinsic tunnel region consists of a 2 nm layer of strained, pseudomorphic Si0.5Ge0.5 cladded on either side with 1 nm of Si to separate the δ-doped layers from the heterointerface. The narrow bandgap Si0.5Ge0.5 is used to enhance the current density. The depletion region and tunnel barrier are confined between the two δ-doped planes. Fig. 2 shows the calculated band diagram and resultant states of the device assuming 1 nm diffusive broadening of the δ-doped regions. The quantum charge was calculated for each band from the effective mass Schrödinger equation and iterrated to convergence with Poisson's equation. Secondary ion mass spectrometry (SIMS) depth profiling was performed on this structure after a 700°C 1 minute RTA which indicated significant segregation of the Sb during growth. A second band diagram of this structure was generated using the SIMS data, and is shown in Fig. 3. The later band diagram suggests that the quantum confinement of the Sb δ-doping spike is lost due to dopant segregation during growth. As SIMS depth resolution is known to suffer from knock-on effects, possibly exaggerating the degree of dopant segregation, an interpolation between the two band diagrams of Figs. 2 and 3 would be reasonable. If in fact there is quantum confinement due to the Sb δ-doping, the well is certainly more shallow than indicated by the ideal band diagram of Fig. 2. Fig. 4 shows a curve tracer plot of the I-V characteristics from a representative Si/Si0.5Ge0.5/Si RTTD which exhibited a peak-to-valley current ratio (PVC) up to 2.05 with a peak current density of 22 kA/cm². To the knowledge of the authors, this current density exceeds any previously reported for a Si-based NDR structure.

A Si-only version of the above device resulted in an order of magnitude decrease in the current density which is still large for a Si-only tunnel diode. A schematic of the Si-only device is shown in Fig. 5 and a calculated band diagram using the expected dopant profile is shown in Fig. 6. Optimal device performance was found to occur for a 625°C 1 minute RTA for the Si-only RTTDs. Fig. 7 shows representative I-V characteristics of these RTTDs captured by a Hewlett-Packard 4142 Semiconductor Parameter Analyzer. A PVC up to 1.30 with a current density of 3.1 kA/cm² was observed.

Due to the Sb segregation, the depletion region and tunnel barrier of both the Si/Si0.5Ge0.5/Si and the Si-only RTTD widen several nm beyond that of the design. The authors have reason to believe that greater control over the Sb segregation can be obtained by a lower growth temperature. Furthermore, simulations show that the δ-doped planes can be placed closer and still maintain the built in voltage between them. Since tunnel current depends exponentially on barrier width, there is room for two to orders of magnitude increase in the current density for both the Si/Si0.5Ge0.5/Si and the Si-only RTTD. A final structure, a Si/Si0.5Ge0.5 heterojunction Esaki diode with a DG-SL, is shown in Fig. 8. The structure was designed to take advantage of the natural band offsets between Si and Si0.5Ge0.5, which lowers the doping requirements on the P⁺ side of the junction. A 10 nm DG-SL was incorporated on the P⁺ side of the junction to reduce the barrier for holes to populate the valence band well. In order to lower the current density, a 4 nm intrinsic Si spacer was placed between the P⁺ and N⁺ layers. The band diagram of this structure is shown in Fig. 9. Fig. 10 shows the I-V characteristics of representative tunnel diodes which had a PVC up to 1.2 with a peak current density of 7.5 A/cm², almost 4 orders of magnitude smaller than the Si/Si0.5Ge0.5/Si RTTDs. The low current density of this structure makes it a potential design to optimize for memory applications.

In conclusion, the authors have demonstrated a family of epitaxially fabricated Si-based NDR devices operating at room temperature. The precise control of dopant profiles as a result of the low temperature growth and post growth heat treatments enables the engineering of current densities, something previously unattainable for Si-based NDR structures. The authors have further demonstrated devices which have current densities exceeding any previously reported in Si-based NDR structures. With further adjustments to the growth conditions and device geometries, this value is expected to exceed 10⁴ A/cm². Low current density devices suitable for memory applications have also been demonstrated. With this new fabrication technology, Si-based TDTL circuitry may become a reality.
REFERENCES


Fig. 1. Schematic diagram of the Si/SIO.5GeO.5/Si RITD structure.

Fig. 2. Calculated band diagram and resonant states of the high current density Si/SIO.5GeO.5/Si RITD. 1 nm diffusive broadening of the Sb-doped profiles were assumed for this calculation.

Fig. 3. Calculated band diagram of the high current density Si/SIO.5GeO.5/Si RITD using the SIMS Sb profile. Note that confinement on the Sb side of the junction has lost confinement because of segregation during growth.

Fig. 4. I-V characteristics of the high current density SI/SIO.5GeO.5/Si RITD structure annealed at 750°C having an 18 μm diameter which exhibits room temperature NDR (PVCR ~ 2.05 at a peak current density of 22 kA/cm²).

Fig. 5. Schematic diagram of the Si-only RITD structure.
Fig. 6. Calculated band diagram and resonant states of the Si-only RITD of Fig. 5 using the expected Sb doping profile.

Fig. 7. I-V characteristics of six representative Si-only RITDs annealed at 825°C having 18 μm diameters which exhibit room temperature NDR (PVCR ~ 1.4 at a peak current density of 3.14 kA/cm²).

Table: Schematic diagram of the Si/SiGe heterojunction Eakaki diode with a DG-SL structure.

<table>
<thead>
<tr>
<th>Layer Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>~50 nm n+ Si</td>
</tr>
<tr>
<td>20 nm n++ Si</td>
</tr>
<tr>
<td>4 nm undoped Si</td>
</tr>
<tr>
<td>5 nm p⁺Si/Si₀.₈Ge₀.₂ DG-SL 5 periods</td>
</tr>
<tr>
<td>B-delta doping plane</td>
</tr>
<tr>
<td>5 nm p⁺Si/Si₀.₈Ge₀.₂ DG-SL 5 periods</td>
</tr>
<tr>
<td>100 nm p⁺Si</td>
</tr>
<tr>
<td>p⁺ Si substrate</td>
</tr>
</tbody>
</table>

Fig. 9. Calculated band diagram and resonant states of the low current density DG-SL heterojunction Eakaki diode.

Fig. 10. I-V characteristics of five representative DG-SL heterojunction Eakaki diodes annealed at 800°C having 50 μm diameters which exhibit room temperature NDR (PVCR ~ 1.2 at a peak current density of 7.5 A/cm²).
Si resonant interband tunnel diodes grown by low-temperature molecular-beam epitaxy

Phillip E. Thompson, Karl D. Hobart, Mark E. Twigg, and Glenn G. Jemigan
Naval Research Laboratory, Washington, DC 20375-5347

Thomas E. Dillon, Sean L. Rommel, and Paul R. Berger
Department of Electrical and Computer Engineering, University of Delaware, Newark, Delaware 19716-3130

David S. Simons and Peter H. Chi
National Institute of Standards and Technology, Gaithersburg, Maryland 20899

Roger Lake and Alan C. Seabaugh
Applied Research Laboratory, Raytheon Systems Company, Dallas, Texas 75243

(Received 20 April 1999; accepted for publication 2 July 1999)

Si resonant interband tunnel diodes that demonstrate negative differential resistance at room temperature, with peak-to-valley current ratios greater than 2, are presented. The structures were grown using low-temperature (320 °C) molecular-beam epitaxy followed by a postgrowth anneal. After a 650 °C, 1 min rapid thermal anneal, the average peak-to-valley current ratio was 2.05 for a set of seven adjacent diodes. The atomic distribution profiles of the as-grown and annealed structures were obtained by secondary ion mass spectrometry. Based on these measurements, the band structure was modeled and current-voltage trends were predicted. These diodes are compatible with transistor integration. © 1999 American Institute of Physics.

There is current interest in tunnel diodes, which have characteristics very useful to the circuit designer for applications such as embedded memory and signal processing. Recent review articles discuss potential applications of this family of devices in Si. The first tunnel diode, the Esaki diode, which is an intrinsically simple device consisting of a degenerately doped p/n junction, has not found wide use in integrated circuits because of the lack of an epitaxial formation process. Epitaxial processes have been used for Si-based resonant tunnel diodes (RTD), which have demonstrated hole tunneling, where the layers are grown on a Si substrate such that the Si barriers are relaxed and the SiGe well layer is compressively strained, and electron tunneling, where the barrier layers are relaxed SiGe and the Si well layer is under tensile stress. None of the hole RTDs have reported negative differential resistance (NDR) above a temperature of 77 K, which severely restricts the range of their application. The electron RTD reported by Ismail had a peak-to-valley current ratio (PVCR) of 1.2 at 300 K, while the device reported by Matutinovic-Krstelj only had NDR at temperatures less than 220 K. Additionally, the electron RTDs are not compatible with complimentary metal oxide silicon (CMOS) or heterojunction bipolar transistor (HBT) integration since they require a thick (>1 μm) relaxed SiGe buffer layer. A recent device reported by Sardela employing B δ-doped layers in Si had NDR at room temperature, with a PVCR of 1.1 and a peak current density of 4.8 × 10^4 A/cm^2. The exciting feature of the B δ-doped device is that the structure is compatible with CMOS and HBT integration, although the PVCR must be increased for the device to be useful. The search, then, is for a Si-based tunnel diode which has improved electrical characteristics and which is compatible with transistor integration.

In our initial study, we investigated SiGe resonant interband tunnel diodes (RTID), similar to RTID embodied originally proposed by Sweeney and Xu. By using low-temperature (370 °C) molecular-beam epitaxy (MBE), we were able to fabricate Si/Si_{0.05}Ge_{0.95} RTIDs having, at room temperature, a PVCR of 2.05. By replacing the Si_{0.05}Ge_{0.95} with Si, we were able to produce a Si tunnel diode having a PVCR of 1.41. Performance of the tunnel diodes was found to depend strongly on the δ-doping spacing and on the postgrowth annealing conditions. In this letter, we will demonstrate Si RTIDs which have PVCR values greater than 2 without the added complexity of Ge.

The Si RTIDs were grown on a 75 mm Si (100) B-doped (0.015–0.04 Ω cm) substrate using solid-source MBE. Prior to entry into the specially designed MBE growth system, the Si substrate was cleaned using a procedure previously described, which resulted in a stable, hydrogen-terminated surface. Si was deposited by e-beam evaporation. The dopants, B and Sb, were obtained by evaporation of elemental sources in Knudsen cells. The substrate temperature during growth was monitored by an optical pyrometer which was calibrated by observing the eutectic temperatures of Au/Si (363 °C) and Al/Si (577 °C) on equivalent substrates.

The device structure employed in this study is shown in Fig. 1. The key features of the growth which differentiate this from earlier structures are: (1) lower substrate temperature (320 °C) during growth, which was employed to minimize the segregation of the dopants; (2) increased doping in the p + δ layer; and (3) undoped layers surrounding the...
δ-doped planes to enhance carrier confinement. Growth was initiated at 650 °C to ensure removal of the hydrogen surface termination. After the growth of 10 nm of undoped Si, the substrate temperature was reduced to 450 °C while an additional 10 nm layer of undoped Si was grown. Si growth was interrupted and, concurrent with the deposition of B (3 × 10¹⁴/cm²) in a δ-doped layer, the temperature of the substrate was further reduced to 320 °C, which was the final temperature of the substrate during the remainder of the growth. A 6 nm undoped Si spacer layer was grown followed by a second growth interrupt for the deposition of an Sb δ-doped layer (3 × 10¹⁴/cm²). The final layers were a spacer layer of 70 nm of undoped Si followed by 30 nm of Sb-doped (>10¹⁶/cm²) Si for the top Ohmic contact. The Si growth rate was 0.1 nm/s, with the exception of the δ-doped regions during which the Si flux was shuttered. Prior to device fabrication, portions of the samples were annealed to determine if postgrowth anneal improved the device characteristics, analogous to our previous RTTD work.¹⁴–¹⁶ Rapid thermal anneal (RTA) was employed using temperatures of 600, 650, or 700 °C for a period of 1 min.

Atomic profiles were obtained by secondary ion mass spectrometry (SIMS) using a high-performance magnetic sector secondary ion mass spectrometer. The net impact energy of the primary beam, 3 keV O⁺, was selected in order to minimize profile broadening by ion-beam mixing. Depth scales were obtained from stylus profilometry (±3% uncertainty). The atomic carrier concentrations of B and Sb were calibrated with implant standards (±10% uncertainty). The electrically active portion of the RTTD is the region which includes the n⁺ layer, the p⁺ layer, and the undoped spacer between them. This region is presented in Fig. 2, for the as-grown sample (solid lines) and the sample which underwent RTA for 1 min at 700 °C (dashed lines). Some of the width observed in the doping profiles is due to ion-beam mixing during the SIMS measurement. The portion of the dopant profiles extending into the sample are more affected by the SIMS measurement. It is observed that the B δ-doped profile was affected by the RTA. The half width at half maximum, toward the surface, increased from 3 to 5 nm. There was a corresponding reduction in the peak B concentration from 3.6×10²⁰ to 2.5×10¹⁹/cm³. The differences observed between the as-grown and annealed Sb δ-doped profiles are within the mutual uncertainties of the SIMS measurements. Based on the atomic distributions obtained by SIMS, the band diagrams for the RTTD, as-grown, and after RTA for 1 min at 700 °C, were generated by solving the effective-mass Schrödinger equation and corresponding quantum charge for each band and iterating to convergence with Poisson's equation. It was observed that, after anneal, the tunnel region becomes slightly wider due to the B diffusion. The current–voltage (I–V) curves were calculated with a two-band model using the light electron mass of 0.19 m₀ and the indirect band gap of 1.12 eV. While the direct tunneling two-band model is not the correct physics for Si, it should predict the correct trends in the magnitude of the current for different junction potentials. These calculations show the current being reduced after RTA, which is consistent with the wider tunnel region, but is inconsistent with the experimental data, as will be shown.

The fabrication process for the RTTDs has been previously described.¹⁴ Room-temperature I–V curves were measured from the top of the mesa to the backside Al contact. I–V measurements for seven adjacent devices, having a diameter of 18 μm, for the as-grown samples and for each anneal condition, are presented in Fig. 3. It is seen that the as-grown RTTDs do not exhibit NDR, but have I–V char-
teristics of backwards diodes. NDR was observed following a postgrowth RTA between 600 and 700 °C. In the following discussion we focus on four characteristics of these curves: PVCR, the voltage $V_p$ at which the relative maximum in the current $I_p$ occurred, and the peak current density $J_p$.

The average PVCR was 1.60, 2.05, and 1.45 after a 1 min RTA of 600, 650, and 700 °C, respectively. These room-temperature values are significantly larger than reported PVCR values for epitaxial Si tunnel diodes at any temperature.\(^{5-14,17}\) It is observed that $V_p$ shifted to larger values with higher anneal temperature. The plot of $V_p$ vs $I_p$ was linear. The intrinsic series resistance obtained from the slope of the curve had a value of 12.2 Ω. The intrinsic peak voltage of the diodes was obtained from the intercept and had a value of 117 mV. This agreed well with the predicted value of 90 mV from the model. The peak current density increased with the anneal temperature from $5.7 \times 10^7$ A/cm\(^2\) after the 600 °C/1 min anneal to $7.3 \times 10^8$ A/cm\(^2\) after the 700 °C/1 min anneal. It is not clear why the device characteristics improved with anneal temperature. The diffusion of the B, observed by SIMS after the 700 °C RTA, widened the wells by the anneal. In the band-structure diagram we assumed complete activation of dopants and should result in a lower peak tunnel current. The simplest explanation for device improvement is the reduction of defects and increased activation of dopants in the quantum wells by the anneal. In the band-structure diagram we assumed complete activation at the growth temperature based on prior work on highly doped thick layers. This assumption may not be valid for the δ-doped layers and will be investigated further.

In summary, we have reported on the growth and characterization of Si RITD, which have significantly improved PVCR (>2) compared to previously reported epitaxial Si diodes. The growth was accomplished using low-temperature (320 °C) epitaxy to minimize the segregation of the dopants, which, in turn, permitted a very high concentration of $p$ and $n$ dopants in the quantum wells. A postgrowth RTA between 600 and 700 °C was required to observe NDR. The low growth and anneal temperatures and the thin epitaxial thickness requirement make these device suitable for CMOS and HBT integration.

This work was supported by the Office of Naval Research, National Science Foundation, and Defense Advance Research Projects Agency. The authors thank Lt. Col. Gernot Pomrenke for his encouragement throughout the project.

---

Phonon Assisted Tunneling in Si / SiGe Tunnel Diodes

R. Lake

Raytheon Systems, PO 660246, MS35, Dallas, TX 75266

(December 21, 1999)

Abstract

We have derived an expression for the deformation potential phonon-assisted tunneling current in a Si / SiGe tunnel diode. We use a localized orbital band-model within the non-equilibrium Green function formalism. The non-equilibrium Green function approach allows us to model the 2D-2D tunneling from the quantum states that form in the δ-doped wells of the contacts. It also allows us to investigate the effects of incoherent broadening of those 2-D states due to scattering from the extremely high concentration of ionized dopants in those regions.

I. SI / SIGE INTERBAND PHONON ASSISTED TUNNEL THEORY

We derived the following expression for the deformation potential phonon assisted tunneling current in a Si / SiGe tunnel diode.

\[
J_1 = \frac{e(D_e K)^2}{2 \rho \omega \Delta} \int \frac{d^2 k_L}{4 \pi^2} \int \frac{d^2 k_R}{4 \pi^2} \int \frac{dE}{2 \pi} \sum_{L=1}^{N} \text{tr} \left \{ G_{L,1}^A(k_L, E) \Gamma_{1,1}^C(k_C, E) G_{1,L}^R(k_C, E) \right \}
\]

\[
\begin{align*}
& \quad \left[ f_C(E) \left( 1 - f_R(E - \hbar \omega) \right) A_{1,L}^R(k_R, E - \hbar \omega)(n_B(\hbar \omega) + 1) \\
& + f_C(E) \left( 1 - f_R(E + \hbar \omega) \right) A_{1,L}^R(k_R, E + \hbar \omega)n_B(\hbar \omega) \\
& - (1 - f_C(E)) f_R(E - \hbar \omega) A_{1,L}^R(k_R, E - \hbar \omega)n_B(\hbar \omega) \\
& - (1 - f_C(E)) f_R(E + \hbar \omega) A_{1,L}^R(k_R, E + \hbar \omega)(n_B(\hbar \omega) + 1) \right] \\
\end{align*}
\]

where \( A_{1,L}^R \) is the component of the spectral function injected from the right contact.
the value to be 5.6e8 eV/cm which is a factor of 2.28 larger than the deformation potential for the TA phonons. We note that for the X-X intervalley phonon couplings, the TO phonon deformation potential of $2.0 \times 10^8$ eV/cm is approximately 7 times larger than the TA phonon deformation potential of $0.3 \times 10^8$ eV/cm [4].

We now discuss the integrals in Eq. (1) specifically for the case of the Si Esaki tunneling problem assuming that the left contact is n-type and the right contact is p-type. The electrons that contribute to the phonon-assisted tunneling are in the 4 transverse X valleys since they have the light mass in the tunneling direction. Therefore, $k_C$ is centered at the conduction band minimum, $k_0 \approx 0.85\pi/\Delta(100)$, and the integral $\int \frac{d^2k_C}{4\pi^2}$ is over the ellipse in the $x-y$ plane centered around $k_0$. All quantities with a subscript or superscript $\ell$ are evaluated in the (100) electron X valley. For the numerical calculation, the integral $\int d^2k_C$ is approximated as

$$\pi \int_{k_y=0, k_z=k_0}^{k_y=k_y^{\text{max}}} dk_z k_z + \pi \int_{k_x=k_0, k_y=0}^{k_x=k_x^{\text{max}}} dk_y k_y$$

Eq. (1) is multiplied by a factor of 4 to account for the 4 equivalent valleys.

The right contact is p-type. Therefore, all quantities with a subscript or superscript $\mathcal{R}$ are evaluated in the hole $\Gamma$ valley centered at (000). The integral $\int d^2k_R$ is approximated as

$$2\pi \int_0^{k_R^{\text{max}}} dk_\Gamma k_\Gamma$$

Both integrals (3) and (4) occurring in Eq. (1) are discretized and evaluated using trapezoidal rule.

II. RECURSIVE GREEN FUNCTION ALGORITHM

The Green function elements appearing in Eq. (1) are obtained using the recursive Green function algorithm described in reference [2] and briefly outlined below. To obtain the first block row of the Green function, $G_{1,L}^R$, we first calculate the right connected (or surface) Green function, $g_{L,L}^R$, from
The exact diagonal block $G_{1,1}^R$ is then obtained from

$$G_{1,1}^R = \left[ E - D_1 - t_{1,0}g_{0,0}^L - t_{1,2}g_{2,2}^R \right]^{-1} \quad (6)$$

where $g_{0,0}^L$ is the bulk surface Green function on the left. The first block row is evaluated using

$$G_{1,L}^R = G_{1,L-1}^R (-t_{L-1,L}) g_{L,L}^L \quad (7)$$

The advanced Green function is obtained using the relation $G_{L,1}^A = \left[ G_{1,1}^R \right]^\dagger$.

To obtain the last column, $G_{L,N}^R$, the left connected Green function, $g_{L,L}^L$, is calculated using the equivalent of Eq. (5) except starting with $g_{0,0}^L$.

$$g_{L,L}^L = \left[ E - D_L - t_{L,L-1}g_{L-1,L-1}^L - t_{L,L+1}g_{L+1,L+1}^L \right]^{-1} \quad (8)$$

Then the exact $G_{N,N}$ is found using the equivalent of Eq. (6).

$$G_{N,N}^R = \left[ E - D_N - t_{N,N-1}g_{N-1,N-1}^L - t_{N,N+1}g_{N+1,N+1}^R \right]^{-1} \quad (9)$$

In Eq. (9) the quantity $t_{N,N+1}g_{N+1,N+1}^R$ is the boundary self energy that has been brought in from the right. Similarly, in Eq. (6), the quantity $t_{1,0}g_{0,0}^L t_{0,1}$ is the boundary self energy that has been brought in from the left. Finally, the last column is generated from

$$G_{L,N}^R = g_{L,L}^L (-t_{L,L+1}) G_{L+1,N}^R \quad (10)$$
REFERENCES


Band offset measurement of the ZnS/Si(001) heterojunction

B. Brar, R. Steinhoff, A. Seabaugh, X. Zhou,* S. Jiang,* and W. P. Kirk*

Raytheon TI Systems, Dallas, TX 75243.
*NanoFAB Center, Texas A&M University, College Station, TX 77843-4242
EMail: brar@resbld.csc.ti.com

Abstract. High-quality ZnS layers on silicon have recently been realized by initiating MBE growth on a vicinal Si (001) surface that has been terminated with a single monolayer (ML) of As. We report the first measurement of the electronic transport properties of the ZnS/As(1ML)/n-Si(001) heterostructure. Temperature-dependent current-voltage measurements show that the transport is characterized by an activation energy of 1.00±0.04 eV for the Si/ZnS conduction band offset. A similar activation energy of 1.02±0.04 eV is obtained for the opposite bias polarity, corresponding to transport over the Al/ZnS Schottky barrier.

1. Introduction

The realization of high-quality compound semiconductors that are lattice-matched to a silicon (Si) substrate will promote the development of band-gap-engineered devices in Si technology. One candidate for a barrier material is zinc sulfide (ZnS), which has an energy band gap of 3.6 eV and a zinc-blende (cubic) crystal structure with a lattice constant of 5.42 Å. By comparison, silicon has a bandgap of 1.12 eV and a diamond (cubic) crystal structure with a lattice constant of 5.431 Å. The band offset of a molecular beam epitaxy (MBE) grown ZnS/Si(111) heterojunction was measured by Maierhofer et al. [1], using photoelectron spectroscopy. They reported a valence-band offset of $\Delta E_V = 0.7$ eV and a conduction-band offset of $\Delta E_C = 1.7$ eV. The large band offsets in a straddled band line-up suggest that ZnS is an excellent choice for use as an insulating barrier that is lattice-matched to silicon. Recently, high-quality ZnS layers on silicon have been realized by initiating MBE growth on a vicinal Si (001) surface that has been terminated with a single monolayer (ML) of As [2]. In the present paper, we report the first electronic transport properties of the ZnS/As(1 ML)/n-Si(001) heterostructure.

2. Growth and Experiment

The samples were grown in a VG80S MBE chamber on phosphour-doped (1-10 Ω-cm) vicinal Si substrates (100 surface with a 4° off-cut towards [011]). Details of the ZnS growth can be found in reference [2]. Briefly, growth was initiated with a 200 nm thick not-intentionally doped silicon buffer layer at a growth temperature of 620 °C. The sample was then annealed at 850 °C to produce a double-stepped Si surface, as confirmed by reflection high-energy electron diffraction. After the substrate was cooled to room temperature, more than 1 ML of As was deposited. The excess (beyond 1 ML) As was then removed with a 600 °C anneal. Finally, 200 nm of ZnS was grown from a solid ZnS source at a substrate temperature of 50 °C followed by a 10 minute anneal at 320 °C. Both Al and Au contacts were e-beam evaporated and patterned on the sample. Metal covered the entire wafer surface except a 10 μm
spacer region, which isolated 15, 150, and 1500 μm diameter circular devices. In the case of Al, the rings were etched in Al-leach; in the case of Au, a lift-off process was used to define the device. The large-area greater surface outside of these circles was grounded in the electrical measurements.

3. Results and Discussion

Figure 1 is a plot of the J-V characteristics of the 150 μm diameter device for selected temperatures. The bias was swept in two different directions (arrows indicate the sweep direction). The magnitude of the voltage was swept from 0 to 2 to 0 V at a rate of -1 V/min. The hysteresis predominant at lower temperatures is presumably related to the charging time of slow traps in the ZnS barrier. The voltage dependence of the current at fixed temperature indicates a nearly symmetric device. The non-exponential dependence on applied bias (large non-ideality factor) is typical for a heterostructure barrier that does not change with applied voltage. Figure 2 is an Arrhenius plot constructed from the forward-sweep data in Fig. 1 to determine the activation energy $E_c$ for the conduction mechanism. At lower temperatures, where the curves in Fig. 2 flatten out, the current measured is presumably through defect-assisted transport (e.g., via grain boundaries or traps in the ZnS) with a relatively small thermal activation energy. At higher temperatures, the data indicate a thermally-activated process with a well-defined activation energy. The activation energy is obtained at each bias point by fitting the data to a conventional thermionic emission model $J = J_0 T^2 \exp(-E_{ac}/kT)$ [3], and plotted in Fig. 3 as a function of the applied bias. Note that an activation energy obtained from the Arrhenius plot is the extrapolated value at zero temperature, and is only accurate to within $kT \sim 40$ meV. Since the detail at low bias in Fig. 3 is smaller than this, it is not analyzed.

The activation energy may be related to the band offset by determining the chemical potential as a function of voltage and temperature. For a metal (with $E_F > kT$), the chemical potential is independent of both of these parameters, and the value of 1.02±0.04 eV obtained from Fig. 3 for negative biases, is
the Al/ZnS Schottky barrier height. For a non-degenerate semiconductor with fully-ionized donors, however, charge neutrality in the bulk forces \((E_c - E_F)/kT\) to remain constant as the temperature changes, and the extrapolated \(E_F\) at \(T = 0\) is approximately \(E_c\). Therefore, the activation energy of 1.00 eV measured for small positive gate voltages is approximately the conduction band offset \(\Delta E_c\). This value is considerably lower than the value of 1.7±0.2 eV obtained by photoelectron spectroscopy between ZnS and non-As-terminated Si(111) [1]. This difference in the conduction band offset is partly due to the substrate orientation. Also, some of the difference may be due to a modification of the interface dipole charge caused by the As monolayer.

To understand the bias (in)dependence of the extracted activation energy we performed capacitance-voltage (C-V) measurements on the above devices. The C-V data were noisy and hysteretic. Also the data for the devices characterized above showed no evidence of electron accumulation at the ZnS/Si interface. The hysteresis in the C-V signified field-driven transfer of charge within the ZnS, i.e. mobile ions or trapped electrons in the ZnS. Electron traps in the ZnS would account for the lack of image-force barrier lowering in Fig. 3, which should be roughly 50 meV when 2 V is applied across the ZnS. If traps were in the ZnS, and the ZnS charged negatively when current flowed, then the electric field at the ZnS/Si interface (causing barrier reduction) would have been smaller than the trap-free case. Our inability to measure an accumulation capacitance in these devices is consistent with our hypothesis that there is no significant electric field at the ZnS/Si interface even under bias (shown schematically in Fig. 3).

To confirm that the activation energy represents an interface property and not a bulk transport property of the ZnS, additional metal/ZnS/As(1ML)/Si devices were fabricated in an identical manner, but with Au electrodes. Previous work has determined the Au/ZnS Schottky barrier height to be 1.2 eV larger than the Al/ZnS Schottky barrier height [4]. Temperature dependent measurements on these Au/ZnS/As(1ML)/Si-n showed that, consistent with our interface-barrier-limited current model, a large (~20x) reduction in current was observed as plotted in Fig. 4 (only forward sweep data are shown). The asymmetry in the \(J-V\) characteristic is also consistent with our model of Schottky emission. A well-

---

![Fig. 3. Extracted activation energies in Al/ZnS/As(1ML)/Si diodes.](image1.png)

![Fig. 4. Temperature dependence of the current densities through Au/ZnS/As(1ML)/Si diode. The inset shows the extracted activation energies as a function of bias.](image2.png)
defined activation energy (see inset of Fig. 4) exists only for positive gate voltages greater than approximately 0.6 V where it starts to level-off around 1.0 eV. This value for the ZnS/Si barrier height agrees with the value for devices with Al electrodes. For negative biases, defect transport processes dominate any bulk emission over the large Au/ZnS barrier height. Figure 4 shows that these defect processes do not have a single well-defined activation energy.

4. Conclusions

The Al/ZnS/As(1ML)/Si-n heterostructure was found to be characterized by a ZnS/Si conduction band offset $\Delta E_C = 1.00 \pm 0.04$ eV, and a Al/ZnS Schottky barrier height of 1.02$\pm$0.04. C-V measurements, I-V hysteresis, and the lack of a reduction in the barrier height due to image force lowering (expected to be $\approx 50$ meV at a bias of 2 V) suggests that there are traps in the ZnS that charge negatively under bias. Figure 5 is a schematic of the proposed energy band diagram for the Al/ZnS/As(1ML)/Si-n heterostructure. The approximately 1 eV ZnS barrier heights to Al and Si, being much larger than $kT$ at room temperature, are encouraging for the use of ZnS as an insulating epitaxial barrier for Si devices.

Acknowledgments

The authors gratefully acknowledge several stimulating discussions with Drs. R. Lake, G. Wilk, and T. Moise, and the excellent technical support of P. Stickney. This research has been supported in part by DARPA Contract No. F49620-96-C-0006, AFOSR Grant No. F49620-96-1-0242, and NSF Grant No. ECS-9306293.

References

Ultrathin SiO₂ films are critical for novel nanoelectronic devices as well as for conventional deep submicron ultra large scale integrated (ULSI) circuit where the gate oxide is reduced to less than 3 nm. Precise thickness measurement of these ultrathin films is very critical in the development of future Si-based devices. Oxide thickness is commonly measured by ellipsometry, but as film thicknesses are scaled down to several atomic layers, surface analytical techniques, such as x-ray photoelectron spectroscopy (XPS), become applicable tools to quantify these films. An XPS measurement offers the additional advantage of providing information such as surface contamination and chemical composition of the film. Thus an XPS system will be able to map out dielectric film physical thickness, chemical composition, and the nature of the chemical bonding. It is well known, however, that large discrepancies exist for the photoelectron effective attenuation lengths in the SiO₂ and Si are found to be 2.96±0.19 and 2.11±0.13 nm, respectively. The oxide physical thicknesses (range from 1.5 to 12.5 nm) as measured by all above techniques are in good agreement. The electrical thickness is noted to be slightly thicker than the physical thickness.

The methodology of XPS measurements is well described in Ref. 3. Briefly, the oxide film thickness \( d_{\text{ox}} \) is determined by the Si 2p core level intensity ratio of the oxidized silicon film \( I_{\text{ox}} \) and substrate silicon \( I_{\text{Si}} \) by

\[
d_{\text{ox}} = \lambda_{\text{ox}} \sin \alpha \ln[I_{\text{ox}}/(\beta I_{\text{Si}}) + 1],
\]

where \( \lambda_{\text{ox}} \) is the photoelectron effective attenuation length in the oxide film, \( \alpha \) is a photoelectron take-off angle, and \( \beta = I_{\text{ox}}/I_{\text{Si}} \) is measured on photoelectron opaque films.

\( \approx 15 \text{ nm at } \alpha \approx 70^\circ \). The above equation was derived based on the assumption that the photoelectron signal has an exponential depth distribution function. This assumption has been confirmed experimentally and theoretically by a Monte Carlo simulation. The effective attenuation length and inelastic scattering mean-free path are considered equivalent when elastic scattering effects.

We used a PHI 5500 XPS system which is equipped with a monochromatic Al \( K_{\alpha} \) source and a hemispherical electron energy analyzer. The largest available acceptance angle (\( \sim 28^\circ \)) of the analyzer was used to reduce possible photoelectron forward scattering effects. The photoelectron take-off angle was fixed at 77.5° for all measurements. Selected samples were tested by sample rotation during measurement to verify that there were no forward scattering artifacts at the take-off angle used. It should be noted that care is required if the oxide thickness is measured at 45° and 35.26° take-off angles as major x-ray photoelectron diffraction peaks occur for the (110) and (111) direction, respectively. These diffraction peaks, however, can be used to calibrate the sample stage and the take-off angle precisely, by measuring the (110) and (111) forward scattering peaks using high angular resolution, which is \( \sim 4^\circ \) in our instrument. Also measurements at low (\( < 20^\circ \)) take-off angles should be done with extreme caution. At these extreme angles, photoelectron refraction, which can be as large as 2° at a 10° take-off angle, and sample manipulator precision amount to a large error which can be as high as 40%. At high (\( > 25^\circ \)) take-off angles, however, extremely consistent measurements in film thicknesses (within 0.1 nm) have been observed. Measurements on thick thermal oxides and on H-terminated Si (100) samples yield \( \beta = 0.75 \).

The last parameter to be determined is the effective attenuation length. In order to obtain \( \lambda_{\text{ox}} \), a set of samples with known thicknesses has to be measured. TEM is a technique that can directly measure the thickness without any assumption or invoking any other reference samples, and therefore TEM determined thickness was used to find \( \lambda_{\text{ox}} \).
Different types of samples were produced by several methods including standard industrial thermal furnace oxides (FO) (6 in. wafer), rapid thermal oxides (RTO) (6 in. wafer), and low-pressure thermal oxides (LPO) (4 in. wafer). The uniformity of an industrial furnace oxide is very high. The thickness variation across the wafer is less than 1.5% of the total thickness. The majority of TEM samples were made from furnace oxides. Two RTO samples were also used. The thickness variation for RTO is less than 2%. One LPO sample was also used.

The TEM measurements were carried out on a Philips EM 430T system operating at 250 keV. Cross-sectional samples were made by a small-angle cleavage technique. Figure 1 shows a TEM micrograph obtained on a 6.4 nm SiO$_2$ film on Si (100). TEM measurements on a given wafer, we preferred to examine a wide range of oxide thicknesses to facilitate comparison amongst several techniques. The selected wafers provide us with not only statistical data but also a broad picture of measurement trend. In Table I we tabulate TEM measured thicknesses. The XPS data on the same set of samples are also shown in the table.

Figure 2 shows a Si $2p$ XPS spectrum recorded from the same sample as shown in Fig. 1. High energy resolution spectra were obtained by using 5.85 eV pass energy. The $2p$ spin-orbit splitting, $p_{3/2}$ and $p_{1/2}$, is clearly resolved for bulk substrate silicon. The $p_{3/2}$ position of 98.64 eV is in reference to the valence band maximum. The spin-orbit splitting for the oxide film is not resolved due to the amorphous nature of the SiO$_2$ structure. Since the two oxide and bulk peaks are well separated, $I_{oxy}$ and $I_{Si}$ can be easily determined by integrating the peak area after a Shirley background subtraction and the results also are listed in Table I.

We found that the determination of the peak area by curve-fitting and direct area integration yield the identical result. Using the TEM and $I_{oxy}/I_{Si}$ data, the photoelectron effective attenuation length can then be calculated (see Table I). Based on this set of data, the average photoelectron attenuation length for Si $2p$ core level in SiO$_2$ is found to be 2.96 nm with a standard deviation of 0.19 nm. It is noted that the two thinnest oxides have attenuation lengths lower than thicker oxides. This is attributed to the uncertainty of TEM in measuring ultrathin oxides. It has been suggested in Refs. 10 and 11 that thin oxides have attenuation lengths lower than those of thicker oxides, thus indicating a strained SiO$_2$ layer structure as proposed in Ref. 12. Recent studies have shown that the experimental data in Ref. 12 originated from surface charging and core-hole relaxation. Furthermore, the XPS-measured thicknesses (range from ~1.5 to 12.5 nm) using 2.96 nm attenuation length agree well with thicknesses obtained by other techniques as will be discussed below.

**TABLE I. Photoelectron attenuation length calculated based on TEM thickness and $I_{oxy}/I_{Si}$ obtained from various samples.**

<table>
<thead>
<tr>
<th>Sample ID</th>
<th>nt1</th>
<th>D145</th>
<th>#2167</th>
<th>nt2</th>
<th>dt420198#24</th>
<th>nt3</th>
<th>nt4</th>
<th>D027</th>
<th>dt346379#18</th>
<th>Mean value (nm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Oxidation</td>
<td>FO</td>
<td>RTO</td>
<td>LPO</td>
<td>FO</td>
<td>FO</td>
<td>FO</td>
<td>FO</td>
<td>RTO</td>
<td>FO</td>
<td>n.a.</td>
</tr>
<tr>
<td>TEM thickness (nm)</td>
<td>2.2</td>
<td>3.6</td>
<td>4.5</td>
<td>5.7</td>
<td>6.4</td>
<td>8.9</td>
<td>10.4</td>
<td>10.6</td>
<td>12.7</td>
<td>n.a.</td>
</tr>
<tr>
<td>$\lambda_{oxy}$ (nm)</td>
<td>2.587</td>
<td>2.792</td>
<td>3.001</td>
<td>2.953</td>
<td>2.909</td>
<td>3.046</td>
<td>3.139</td>
<td>3.227</td>
<td>3.029</td>
<td>2.96±0.19</td>
</tr>
<tr>
<td>$\lambda_{Si}$ (nm)</td>
<td>1.840</td>
<td>1.985</td>
<td>2.134</td>
<td>2.100</td>
<td>2.069</td>
<td>2.166</td>
<td>2.232</td>
<td>2.294</td>
<td>2.154</td>
<td>2.11±0.13</td>
</tr>
</tbody>
</table>
A set of samples was also measured by spectroscopic ellipsometry and C–V techniques. The details regarding the measurements can be found in Ref. 16. Figure 3 plots XPS thickness against thickness measurements by TEM, C–V, and spectroscopic ellipsometry (SE). Excellent agreement between TEM and SE measurements is observed. The oxide thickness derived from C–V measurement, however, is found to be slightly higher than that obtained by other techniques. This is attributed to the electronic wave function that is peaked away from the oxide-silicon interface, thereby leading to a larger “electrical thickness.”

Thin Si-films-on-oxide is another important structure for quantum tunneling devices and for low-power consumption ULSI chips. Precise measurement of the silicon film thickness is also a critical issue. For a Si film on a thick, opaque oxide film (~a few nm depending on the photoelectron takeoff angle), the thickness dSi can be measured by

$$d_{Si} = \lambda_{Si} \sin \alpha \ln\left(\frac{\beta_{Si}}{I_{oxy}} + 1\right),$$

where $\lambda_{Si}$ is the photoelectron attenuation length in the Si film. It is established

$$\beta = \frac{Y_{oxy} D_{oxy} \lambda_{oxy}}{Y_{Si} D_{Si} \lambda_{Si}},$$

where Y is the photoelectron yield (the percentage of electrons which escape without undergoing inelastic scattering), and D is the number of Si atoms per unit volume. In an inelastic scattering process where a photoelectron collides with a plasmon $\omega_p$, the photoelectron loses kinetic energy of a defined plasmon energy $n \hbar \omega_p$ (where n is the number of plasmons generated). The yield is obtained by dividing the area of the Si 2p peak by the sum of the areas of the 2p peak and all measurable plasmon loss peaks. We found $Y_{oxy} = 0.69$ and $Y_{Si} = 0.59$. The Si atomic density in the bulk Si and in the SiO2 is $5.00 \times 10^{22}$ and $2.28 \times 10^{22}$ atoms cm$^{-3}$, respectively. The photoelectron attenuation length in a crystalline Si can then be calculated. The calculated numbers are listed in Table I. The average $\lambda_{Si}$ is found to be 2.11 nm with a standard deviation of 0.13 nm.

The published attenuation length in the oxide varies from 2 to 4 nm. Our results for an average attenuation length of 2.96 nm falls in the middle of the range of values reported. Several issues must be critically considered on studies of thin oxide films done previously: (1) the use of a nonmonochromatic photon source, (2) limited reference TEM samples covering a relatively narrow range of oxide thicknesses, (3) the use of single-wavelength ellipsometry reference samples, and (4) the use of techniques dependent on film density assumptions. The use of nonmonochromatic sources for XPS measurements results in the superposition of secondary lines and therefore lead to difficulties in the quantitative determination of peak area. Moreover, the abundance of stray electrons and Bremsstrahlung in the acquired spectra make quantitative analysis almost all the more difficult.

Most of the studies using TEM reference samples examine a small number of samples with oxide thicknesses in a very narrow range. Our results show that substantial variability exists in the effective attenuation length derived from a broad selection of TEM measured thicknesses. Many earlier studies include “standards” derived from complimentary optical techniques such as ellipsometry. It is known however that single-wavelength ellipsometry has validity only in a thicker oxide film regime and the use of this technique inevitably results in an overestimation of the attenuation length. Lastly, the use of techniques such as nuclear reaction analysis requires ultimately an assumption of the film density to derive a length scale from the data. The assumption of bulk density for an ultrathin film is problematic.

In summary, the XPS photoelectron mean-free path has been measured based on a large number of reference TEM samples. The average Si 2p photoelectron inelastic mean-free path in bulk Si and in the oxide film is found to be $2.11 \pm 0.13$ and $2.96 \pm 0.19$ nm, respectively. The oxide film physical thicknesses measured by TEM, XPS, and SE are now in excellent agreement with each other. Because of the charge carrier wave function spatial distribution, the oxide electrical thickness as measured by C–V analysis is found to be slightly larger than the physical thickness.

17 See, for example, L. C. Feldman and J. W. Mayer, Fundamentals of Surface and Thin Film Analysis (North Holland, New York, 1986).
Transistors and Tunnel Diodes
For Analog/Mixed-Signal Circuits and Embedded Memory
(Invited)

A. Seabaugh, X. Deng, T. Blake, B. Brar, T. Broekaert, R. Lake, F. Morris, and G. Frazier
Raytheon Systems Company, Texas Instruments Incorporated
Dallas, TX 75243

Abstract

An integrated tunnel diode/transistor process can be used to increase the speed of signal processing circuitry or reduce power at the same speed; in memory applications, tunnel diodes can be used to reduce static power dissipation (20x in Si, >1000x in III-V materials) relative to conventional approaches. This paper summarizes recent progress in InP and Si-based tunnel diodes and circuits.

Introduction

Integrated circuit (IC) performance is limited by the finite gain-bandwidth product of the transistor technology. By adding a high speed tunnel diode (TD) to an existing transistor process, circuit speeds and power scaling can typically be improved. This is due to the high speed of the TD compared to the transistor, and the reduced component count of the TD/transistor circuit compared to the transistor circuit.

While Si TD/transistor technology was explored extensively in the 1960s and 70s, it suffered from being fundamentally discrete; the early "demise of the tunnel diode was signaled by the arrival in force of the integrated circuit" (1). Today, with the precise growth control of molecular beam epitaxy (MBE) the impediments to adding tunnel diodes to transistor processes are largely removed and large-scale TD/transistor ICs are being developed for the first time (2-4).

In this paper we show that the TD, in particular the resonant tunneling diode (RTD), can be produced with high uniformity and good reproducibility. RTDs been combined with the InP-based HEMT (high electron mobility transistor) in a high speed large scale integration (LSI) process to produce gigahertz clocked circuits (2,3) and recent progress in this technology will be summarized. The focus of this paper however will be to revisit the Si TD/transistor prospects, particularly the addition of the TD with CMOS. For this we use SPICE simulation, based on Texas Instruments' (TI) 0.25 μm CMOS models and an InP RTD model, fit to both dc and S-parameter measurements (4).

InP-Based RTD/HEMT Technology

The record highest speed transistors (HEMT), and TDs, (specifically, RTDs) have both been achieved on InP substrates with a cut-off frequency of 340 GHz (5) and switching speed of 1.5 ps (6) respectively. These devices have been combined with capacitors, resistors, and Schottky diodes in a monolithic IC format for gigahertz analog/mixed signal circuits and used to demonstrate: 4-bit, 3 GHz analog-to-digital converters (4), 3 GHz (50 dB spur free dynamic range) clocked quantizers (4), 3 GHz sample & hold circuits (55 dB linearity) (4), 5 GHz clock circuits (3), 2.5 GHz shift registers (3), and ultralow power SRAM (50 nW/bit) (7). Test equipment has limited the speeds at which these circuits could be characterized; clock rates in the range 10-100 GHz are projected from SPICE simulations.

These circuit demonstrations are made possible by the high uniformity of the MBE-grown RTD. This uniformity is shown in Fig. 1(a) where the current-voltage (I-V) characteristic across a 50 mm InP wafer. The dashed curves corresponding to the two outer RTD cells, closest to the wafer edge, while the solid lines are for the interior cells.

Fig. 1: Resonant tunneling diodes (RTDs): (a) position dependence of current-voltage characteristic across a 50 mm InP wafer (the edge devices are indicated by a dashed line) and (b) five hundred series-connected InP-based RTDs showing -3% variation of peak and valley currents over the array. Both diodes use AlAs/InGaAsInAs/InGaAs/AlAs heterostructures.

1 In this paper, "tunnel diode" refers broadly to p'n' Esaki diodes and RTDs.
The RTD I-V characteristic is essentially determined by its layer dimensions, which set the diode peak current and peak voltage. Just as the turn-on voltage of a p-n diode is determined by the bandgap which is derived from the lattice spacing, the RTD critical parameters are also determined by bandgaps and lattice spacings. By MBE, thicknesses and compositions can be controlled precisely and uniformly as shown in Fig. 1 (a); even for an RTD with a peak current density exceeding \(10^5\) A/cm\(^2\) (corresponding to a tunnel barrier thickness of approximately 6 monolayers) this layer dimension and the peak current are held essentially constant across the wafer.

Excellent local uniformity is shown in Fig. 1(b), a measurement of 500 RTDs connected in series. As the voltage is increased each of the 500 RTDs switches independently and in order from the lowest RTD peak current to the highest peak current. In this way the peak current of all 500 devices is sampled in a single measurement. On the return trace the switching order proceeds from the highest valley current to the lowest valley current and the valley current of all the devices is then also measured. From Fig. 1(b), the uniformity of peak and valley currents, which includes both material and process variations, can be seen to be less than -3\% in 500 devices.

Reproducibility is also under good control using MBE. Shown in Fig. 2 are measurements from two wafers which were grown consecutively then processed separately. The RTD peak current is plotted against device area showing that I-V characteristics have good run-to-run reproducibility in both growth and process.

**CMOS/TD Circuits**

*A. Memory Cells*

Tunnel diode growth on silicon is relatively immature. Recently however, CMOS-compatible interband tunnel diodes have been demonstrated (8,9) and show that a wide range of current-densities can be obtained spanning the range from \(10^5\) A/cm\(^2\) (8) as required for embedded memory (10) to more than 20 kA/cm\(^2\) (9) as needed for signal processing.

Dynamic random access memory (DRAM) cells have one access transistor and one capacitor in an integrated, highly specialized structure optimized for maximum density and minimum standby power. A process for embedding DRAM and logic on the same chip is desirable, but the periodic refreshing required for maintaining DRAM data adds complexity and consumes most of the DRAM power. A single-transistor (1T)/two-TD memory cell uses a DRAM cell topology, but with the addition of TDs eliminates the need for refreshing, and changes the cell storage from dynamic to static (SRAM) (7,10).

The tunnel SRAM cell is shown Fig. 3(a) where the currents \(I_1\), \(I_2\), and \(I_3\), respectively represent the total leakage current through the access transistor and storage capacitor, the current through TD2, and the current through TD1. The leakage current versus node voltage and the I-V characteristics of the TDs are shown in Fig. 3(b). As shown in the same figure, the combined drive (\(I_2+I_3\)) and load (\(I_1\)) lines have two stable points, one near 1 V and the other near GND. It can be seen that the leakage current \(I_1\) is completely compensated by the current difference \(I_2-I_3\), thereby storing the logic level statically. (Note the TDs do not drive the bit line; data readout is DRAM-like using sense amplifiers).

In Table 1, using TI's 0.25 \(\mu\)m, 1.8 V, 0.7 \(\mu\)m metal pitch, CMOS logic-process models, the TD SRAM is compared against DRAM and SRAM in terms of layout area, relative areas, and estimated read/write cycle time and standby currents. The cases which were examined are, in order of Table 1: a 6T SRAM, a DRAM cell with a gate oxide capacitor (Cg), the TD SRAM (Fig. 3a) with Cg, a DRAM cell with a stacked-capacitor (Cst) cell instead of Cg, and the TD SRAM with Cst.

![Fig. 2: Reproducibility of two separately grown and processed InP resonant tunneling diode wafers showing reproducibility and linearity of the diode formation process.](image-url)

![Fig. 3: CMOS/TD SRAM cell: (a) schematic diagram and (b) current-voltage relations.](image-url)
Appendix 17

### Table 1: Comparison of CMOS/TD SRAM Cells with CMOS Embedded DRAM and 6T SRAM

<table>
<thead>
<tr>
<th>Process</th>
<th>Cell</th>
<th>Area (μm²)</th>
<th>Density Ratio (6T)</th>
<th>Cycle Time (ns)</th>
<th>Standby Current (μA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS</td>
<td>6T</td>
<td>7.00</td>
<td>1.0</td>
<td>4</td>
<td>7</td>
</tr>
<tr>
<td>CMOS</td>
<td>1T+1Cg DRAM</td>
<td>5.79</td>
<td>1.2</td>
<td>18</td>
<td>31</td>
</tr>
<tr>
<td>CMOS</td>
<td>1T+1Cg+2TD SRAM</td>
<td>7.02</td>
<td>1.0</td>
<td>18</td>
<td>3</td>
</tr>
<tr>
<td>+TD</td>
<td>DRAM</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMOS</td>
<td>1T+1Cst DRAM</td>
<td>2.26</td>
<td>3.1</td>
<td>12</td>
<td>21</td>
</tr>
<tr>
<td>+Cap</td>
<td>DRAM</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMOS</td>
<td>1T+1Cst+2TD SRAM</td>
<td>3.15</td>
<td>2.2</td>
<td>12</td>
<td>0.9</td>
</tr>
<tr>
<td>+Cap+TD</td>
<td>SRAM</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Standby current in Table 1 is due to MOSFET leakage in the 6T SRAM cells; in the TD SRAM cells leakage is the sum of MOSFET leakage and TD valley currents; in the DRAM cells standby current is mostly due to bit-line switching during refresh cycles, plus the leakage through the 0.5 μm width access transistor. By eliminating the refresh cycle, the embedded CMOS/TD SRAM achieves more than 20x power savings in comparison with embedded DRAM cell.

The TD SRAM cell size is less than half the size of the SRAM cell, with the TD minimum area set by the contact size. An additional mask level would be required to implement this TD SRAM, offset to some extent by a savings in chip area. As a comparison, a 256 Mbit DRAM cell, which uses lithography and patterning comparable to the designs here plus self-aligned contacts and other specialized features, is typically 0.8 μm² or less, but standby current, due to refresh, and due to the back-bias generator, can be several milliamperes. (Back bias is needed in triple-well DRAM arrays to increase the access transistors' threshold voltage and reduce leakage. Higher threshold voltages are not compatible with high-speed logic).

### B. CMOS/TD Static Latches and Shift Registers

As in SRAM the TD pair also finds use in CMOS static latches, as shown in Fig. 4. To minimize static power consumption, the TD current is optimized, as outlined in Fig. 5. Too weak a TD current moves the stable point away from the supply rail resulting in an increase in the sub-threshold current of the output inverter; too strong a TD current, on the other hand, increases the standby current of the TD pair.

By cascading the latches in Fig. 4(a), a CMOS/TD static shift register (or D flip flop) is implemented as shown in Fig. 6(a). Here, a complementary pass gate is used to pass the data under the control of the clock signal.

![Fig. 4: CMOS/TD static latch: (a) schematic diagram and (b) current-voltage relations.](image)

![Fig. 5: Static power minimization: (a) schematic diagram and (b) power relationships.](image)

![Fig. 6: Static shift register comparison: (a) CMOS/TD and (b) CMOS only.](image)

![Fig. 7: CMOS/TD static shift register operating at the maximum clock frequency: (a) voltage waveforms and (b) power waveforms.](image)
For comparison, a typical CMOS static shift register with a complementary pass gate is shown in Fig. 6(b). The feedback loop, consisting of an inverter and a complementary pass gate, is used to hold the storage voltage statically.

These circuits were simulated using the models discussed previously; interconnect parasitics were not included. The TD current was optimized to minimize static power consumption. Figure 7 shows the voltage and power waveforms of the CMOS/TD static shift register when operating at its maximum clock frequency. Since two inverters and two pass gates are eliminated, the CMOS/TD shift register has estimated 1.6x smaller area, 1.7x higher speed, and 2.4x lower power in comparison with its CMOS counterpart, as shown in Fig. 8 and Table 2.

A single clock CMOS/TD static shift register was also similarly designed and compared with its CMOS counterpart, as shown in Fig. 9. The simulation shows that the CMOS/TD single-clock static shift register has estimated 3x smaller area, 2x higher speed, and 2x lower power in comparison with its CMOS counterpart, as shown in Table 3.

**Table 2**

<table>
<thead>
<tr>
<th>Process</th>
<th>VDD (V)</th>
<th>Vt (V)</th>
<th>Relative Area</th>
<th>Max. Clock Rate (GHz)</th>
<th>Active Power (μW/GHz/bit)</th>
<th>Static Power (nW/bit)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS</td>
<td>1.0</td>
<td>0.3</td>
<td>1.6x</td>
<td>2.38</td>
<td>0.05</td>
<td>30.0</td>
</tr>
<tr>
<td>CMOS/TD</td>
<td>1.0</td>
<td>0.3</td>
<td>1.0x</td>
<td>4.00</td>
<td>20.8</td>
<td>16.0</td>
</tr>
<tr>
<td>CMOS</td>
<td>0.5</td>
<td>0.15</td>
<td>1.6x</td>
<td>1.25</td>
<td>14.0</td>
<td>190</td>
</tr>
<tr>
<td>CMOS/TD</td>
<td>0.5</td>
<td>0.15</td>
<td>1.0x</td>
<td>2.27</td>
<td>5.7</td>
<td>215</td>
</tr>
</tbody>
</table>

**Table 3**

<table>
<thead>
<tr>
<th>Process</th>
<th>VDD (V)</th>
<th>Relative Area</th>
<th>Max. Clock Rate (GHz)</th>
<th>Active Power (μW/GHz/bit)</th>
<th>Static Power (nW/bit)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS</td>
<td>1.0</td>
<td>3x</td>
<td>0.45</td>
<td>27.8</td>
<td>42.0</td>
</tr>
<tr>
<td>CMOS/TD</td>
<td>1.0</td>
<td>1x</td>
<td>1.00</td>
<td>13.0</td>
<td>72.0</td>
</tr>
</tbody>
</table>

**Conclusions**

The technical barriers necessary to use the tunnel diode in conventional IC processes are being removed. We have shown that molecular beam epitaxy can produce uniform and reproducible III-V layers which set the critical peak current and voltage levels precisely across the wafer. We have taken III-V resonant tunneling diode SPICE models and using TFs CMOS models, provided a first look at the benefits of a Si-based TD combined with CMOS. These results show that tunnel diodes can improve circuit performance without scaling. Recently demonstrated MBE-grown Si tunnel diodes provide a path to develop this process.

**Acknowledgements**

We thank E. Beam, III for his development of the InP epitaxial materials described here. We also gratefully acknowledge the support of AFOSR/DARPA under contract F49620-96-C-0006.

**References**

9. S. L. Rommel, et al., "Room temperature operation of epitaxially grown Si/Si0.5Ge0.5/Si resonant interband tunneling diodes," Appl. Phys. Lett in press.
Optical absorption in alloys of Si, Ge, C, and Sn

B. A. Orner, D. Hils, and J. Kolodzey
Department of Electrical Engineering, University of Delaware, Newark, Delaware 19716

F. J. Guarin
IBM Microelectronics Division, Hudson Valley Research Park, 1580 Route 52, Hopewell Junction, New York 12533

A. R. Powell
Advanced Technology Materials, 7 Commerce Drive, Danbury, Connecticut 06810

S. S. Iyer
SiBond L. L. C., Hudson Valley Research Park, 1580 Route 52, Hopewell Junction, New York 12533

(Received 13 December 1995; accepted for publication 29 February 1996)

Group IV semiconductor alloy systems offer promise as variable band gap alloys compatible with Si technology. Binary, ternary, and quaternary group IV alloys were grown by molecular beam epitaxy on Si substrates. The fundamental absorption edge was measured by Fourier transform infrared spectroscopy to obtain the optical band gap of the alloys, and the position of the fundamental absorption edge was observed to depend on the experimentally measured alloy composition. Our results indicate a variety of Si-rich group IV alloys with various band gaps are experimentally producible. © 1996 American Institute of Physics. [S0021-8979(96)05411-4]

INTRODUCTION

The epitaxial growth of random alloys of group IV semiconductors on Si substrates is being investigated by many groups. These materials may permit widespread production of heterostructure devices compatible with existing Si technology. 1-12 Vegard's law predicts that the small atomic size of C compensates for Ge and Sn, which are larger than Si. Thus, alloy systems involving C could potentially be lattice matched to Si at certain compositions.

The Si$_{1-x}$Ge$_x$ system is miscible for all $x$, and Si$_{1-x}$Ge$_x$ alloys are easily formed. The solid solubilities of C in Si and Ge are low (at the melting points, 3×10$^{18}$ cm$^{-3}$ for Si, 1×10$^{8}$ cm$^{-3}$ for Ge). 13 The solid solubility of Sn in Si and Ge is likewise low (5×10$^{16}$ cm$^{-3}$ in Si, 5×10$^{20}$ cm$^{-3}$ in Ge). 14 Thus, most group IV alloys may not be formed at high temperature, but can be produced by low temperature growth techniques such as molecular beam epitaxy (MBE), 5 solid phase epitaxy, 6 and chemical vapor deposition. 7 The resulting materials are metastable and are not limited by the solid solubility of the solutes. The actual upper bound to the amount of C and Sn that can be incorporated into a crystalline group IV alloy is still under investigation, as is the experimental validation of Vegard's law for these systems.

An equally important issue is the behavior of the electronic band structure of these systems under alloying. Theoretical investigations have been accomplished for most of the group IV alloys. Studies involving linear and logarithmic interpolation of the Brillouin zone critical points using 3C-SiC and the cubic phase of the elements as endpoints generally indicate monotonic variations of the band gap and materials which are indirect in $k$ space, 8 though some alloys containing Sn may be direct. 9 Si$_{1-x}$C$_y$ (Refs. 10-12) and Si$_{1-x}$Ge$_y$C$_z$ (Ref. 12) in particular have been studied using more complex approaches with counterintuitive results:

In spite of the large band gap of diamond, these investigations predict that localized strain will result in a band gap decrease (perhaps with some oscillations) as the carbon content is increased. In fact, some alloys containing over 10% carbon are predicted to be semimetallic.

Experimental measurements of the band gap are plentiful for Si$_{1-x}$Ge$_x$ (Refs. 13 and 14) but sparse for Si$_{1-x}$Ge$_{1-y}$C$_y$ (Refs. 7, 15 and 16), Si$_{1-x}$C$_y$ (Ref. 17), and Ge$_{1-x}$C$_y$ (Refs. 18 and 19) with data being available for only a few compositions and temperatures. Experimental band gap measurements of other group IV alloys have, to our knowledge, not been previously reported. In this article, we report on the band gap of several such alloys.

GROWTH

Si$_{1-x}$Ge$_x$, Si$_{1-x}$Ge$_{1-y}$C$_y$, Si$_{1-x}$Ge$_{1-y}$C$_y$, and Si$_{1-x}$Sn$_x$C$_y$ alloys were epitaxially grown by MBE on Si(100) substrates polished on both sides. Separate elemental solid sources were used for each alloy component. The Ge and Sn were thermally heated in crucibles. The Si and C sources were crucible-less, with an electron beam used to heat the Si, and a pyrolytic graphite filament used as the C source. Substrate temperatures were 475 °C for all samples, and growth rates were approximately 1 μm/h.

ANALYSIS

X-ray diffraction (XRD) measurements indicated the presence of strained monocrystalline alloy layers. The presence of strained layers was expected based on the lattice constant predicted by Vegard's law and the metastable strain critical thickness of similarly strained Si-rich Si$_{1-x}$Ge$_x$/Si films. 1 The alloy lattice constant in the growth direction ranged from 5.431 to 5.461 Å, indicating nearly Si lattice matched alloy layers.
The Si, Ge, and Sn contents were measured by Rutherford backscattering spectrometry (RBS), which also indicated the layers were uniform in composition. The C content was inferred from the filament current, calibrated by XRD of binary alloys. The composition of the Si$_{0.92}$Ge$_{0.08}$ sample was inferred from the lattice constant obtained by XRD. Thickness, which ranged from 0.150 to 0.400 μm, was inferred from growth conditions and was found consistent with RBS measurements.

The optical absorption at photon energies near the band gap was measured at room temperature using Fourier transform infrared spectroscopy (FTIR). Measurements were obtained using a Nicolet 740 optical bench operating in the transmission mode with a quartz beam splitter and PbSe detector.

The transmission data of the samples were ratioed to transmission curves of substrate references to remove substrate absorption and front surface reflection effects. The index of refraction of the layer was expected to be different from that of the substrate. This resulted in an additive offset in the absorption data. This offset was removed by establishing as a zero absorption reference the transmission at photon energies well below the band gap where the absorption curve is flat.

Because the layers were thin, small values of the absorption coefficient (α) were difficult to measure. The noise level of the instrument was reduced by averaging the signal from multiple scans. A ratio of two backgrounds collected with the experimental configuration indicated a noise level within 0.05% of the 100% transmission line. At sample thicknesses of 0.15 μm, this permits measurements of absorption coefficients above 30 cm$^{-1}$.

Plot of $\alpha (h\nu)^2$ versus photon energy $h\nu$ are often used to determine the optical band gap of a direct semiconductor, and plots of $\sqrt{\alpha}$ vs $h\nu$ are likewise used to find the optical band gap and participating phonon energies of an indirect semiconductor. The region of interest in these plots, however, ordinarily lies well below $\alpha=30$. Because we could not observe this region, we have adopted the curve fitting approach described below.

The data were fit to theoretical fundamental absorption curves for both a direct band gap semiconductor,

$$\alpha = \begin{cases} \frac{K(h\nu_p - E_G)^{1/2}}{h\nu_p}, & h\nu_p > E_G, \\ 0, & h\nu_p < E_G \end{cases}$$

and an indirect band gap semiconductor,

$$\alpha = (h\nu_p + h\nu_{pn} - E_G)^2, \quad \alpha = \exp\left(\frac{h\nu_{pn}}{kT}\right)(h\nu_p - h\nu_{pn} - E_G)^2,$$

$$\alpha = \begin{cases} K(\alpha_{e} + \alpha_{o}), & h\nu_p - h\nu_{pn} > E_G \\ K\alpha_{e}, & h\nu_p - h\nu_{pn} > E_G > h\nu_p - h\nu_{pn}, \\ 0, & h\nu_p + h\nu_{pn} < E_G \end{cases}$$

where $h\nu_p$ is the photon energy, $h\nu_{pn}$ is the energy of the dominant momentum-conserving phonon, $E_G$ is the optical band gap, $k$ is Boltzmann’s constant, $T$ is temperature, and $K$ is a prefactor that includes several material and physical constants.

These absorption functions were fit to the data using the Levenberg–Marquardt nonlinear curve fitting algorithm as implemented by the ORIGIN software package. Both cases included $E_G$ and $K$ fitting parameters and the indirect case also included $h\nu_{pn}$.

Figure 1 illustrates the result of direct and indirect band gap curve fits to the data of a Si$_{0.88}$Ge$_{0.05}$Sn$_{0.02}$C$_{0.01}$ sample over a broad energy range; the fit results to the other samples were similar in trends. Shape of the indirect curve matched the data better than the direct curve, though both departed at lower energies. To investigate the cause of this departure, the derivative of $\alpha$ with respect to photon energy was studied. This derivative should be linear for an indirect semiconductor; the sharp increase near 1160 meV shown in Fig. 2 suggests the onset of a second absorption mode, possibly a critical point energy.

In Fig. 3, an indirect curve could be fit well to the data below 1160 meV. This fit differs from Fig. 1 in that the fit did not include data at energies above 1160 meV). The combination of an indirect curve at low energy and a second indirect curve at higher energies, though, best reflected the experimental data and minimized residual error ($\chi^2$). We considered accounting for the second absorption curve by emission and absorption of an additional momentum conserving phonon in the alloy layer, as well as electron promotion to a second conduction band valley. However, each of the samples measured demonstrated a similar second indirect absorption curves, with onset energies which matched each other within 10 meV.

Therefore we attributed the higher energy indirect absorption curve to residual substrate absorption. This is consistent with the onset, near 1160 meV, of the TO phonon absorption assisted process in Si and the resultant increase in the slope of the absorption edge. The sample spectra had been ratioed to substrates of the same lot number. Although...
we were able to remove most of the substrate absorption, some substrate absorption is likely to remain due to slight thickness variations ($\Delta d_{sub}$) between substrates. Since the transmission varies with $\exp(-\alpha d)$, the effect of these thickness variations depended strongly on the substrate absorption coefficient ($\alpha_{sub}$). Below 1160 meV, $\alpha_{sub}<0.2 \text{ cm}^{-1}$ and the impact of $\Delta d_{sub}$ is negligible even for $\Delta d_{sub}=100 \\mu\text{m}$. Above 1160 meV, $\alpha_{sub}$ rises rapidly (e.g., $\alpha_{sub}=100 \text{ cm}^{-1}$ at 1300 meV), and significant residual substrate absorption occurs even if $\Delta d_{sub}=10 \\mu\text{m}$. Although an additional indirect absorption curve at high energies (attributable to residual substrate absorption) improved the curve fit as shown by the solid line in Fig. 3, the substrate thickness could not be obtained with sufficient precision (under 1 \mu m) to allow accurate modeling of the substrate absorption. To avoid introducing errors from this uncertainty, we restricted the curve fits to photon energies below 1160 meV. At those energies, we were confident that any effects of residual substrate absorption were negligible.

In general, the fitting algorithm converged upon multiple solutions. Local minima were found with $h\nu_{ph}=5 \text{ meV}$ as well as those with $h\nu_{ph}=50 \text{ meV}$. Both of these resulted in similar values of $x^2$. Previous studies of $\text{Si}_{1-x}\text{Ge}_x$ alloys indicate that for $0.65<x<1.0$ the energy of the dominant phonon is nearly invariant at 48 meV. The photon energy then drops over a narrower composition range and again remains nearly constant at 23 meV for $0<x<0.35$. This trend for $\text{Si}_{1-x}\text{Ge}_x$ optical phonons has been confirmed in photoluminescence studies. The alloys in our investigation all contain over 65% Si, thus we expect phonon energies near 50 meV. Solutions requiring $h\nu_{ph}=5$ were rejected for their inconsistency with this expectation. After rejecting such solutions, a unique solution remained for each sample.

The $E_G$ and $h\nu_{ph}$ parameters of Eq. (4) exhibit a strong mutual dependence at the experimentally observable values of $\alpha$. As a result, the fitting uncertainties of these two parameters were similar, though this uncertainty was still under 25 meV for all samples except the $\text{Si}_{0.95}\text{Sn}_{0.05}\text{C}_{0.01}$ sample. If the alloys studied here do in fact behave similar to $\text{Si}_{1-x}\text{Ge}_x$ alloys and the $h\nu_{ph}$ is considered known, the band gap uncertainties are reduced to the values of Table I.

Figure 4 illustrates the resulting curve of the best fit to the experimental data of each sample. In each case, the indirect model provided the best fit in terms of both form and residual error. The parameters from these curve fits are summarized by Table I. The results for the $\text{Si}_{0.95}\text{Ge}_{0.08}$ sample agreed well with established experimental values.

Because the alloys were nearly lattice matched to the substrate, strain effects were minimized, but still present. Following St. Amour et al., we obtained the unstrained alloy band gap by computing a strain correction factor. We obtained the alloy lattice constant in the growth direction from XRD, estimated Poisson’s ratio ($\nu$) for each alloy by

### Table I. Optical band gaps of alloys

<table>
<thead>
<tr>
<th>Composition</th>
<th>$h\nu_{ph}$ (meV)</th>
<th>$E_G$ (meV)</th>
<th>$E_G$ (meV)</th>
<th>$E_G$ (meV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\text{Si}<em>{0.95}\text{Ge}</em>{0.08}$</td>
<td>43</td>
<td>1099±0.88</td>
<td>1113±0.88</td>
<td>1101±2</td>
</tr>
<tr>
<td>$\text{Si}<em>{0.91}\text{Ge}</em>{0.09}\text{C}_{0.01}$</td>
<td>54</td>
<td>1119±1.4</td>
<td>1127±1.4</td>
<td>1145±23</td>
</tr>
<tr>
<td>$\text{Si}<em>{0.88}\text{Ge}</em>{0.09}\text{Sn}<em>{0.02}\text{C}</em>{0.01}$</td>
<td>57</td>
<td>1145±1.1</td>
<td>1149±1.1</td>
<td>1147±21</td>
</tr>
<tr>
<td>$\text{Si}<em>{0.95}\text{Sn}</em>{0.05}\text{C}_{0.01}$</td>
<td>48</td>
<td>1145±7.7</td>
<td>1145±7.7</td>
<td>1159±23</td>
</tr>
</tbody>
</table>

---

FIG. 2. The derivative of the experimental absorption data of the $\text{Si}_{0.86}\text{Ge}_{0.09}\text{Sn}_{0.02}\text{C}_{0.01}$ of Fig. 1. The sharp increase in the slope of the absorption curve near 1160 meV, which is characteristic of Si, was attributed to residual substrate absorption.

FIG. 3. The best fit of a theoretical indirect curve (dotted line) to the same experimental data as in Fig. 1 (points), with only data below 1160 meV included in the fit. An excellent fit was attained in this region, but the curve departed from the data above 1160 meV as indicated. The addition of another indirect curve representing the residual substrate absorption, beginning at 1160 meV resulted in an excellent fit across a wide range of absorption (solid line).
resulted in the best fit in each case. C, Ge, C. The absorption (points) and curve of best fit of thin films of (a) Si$_{0.92}$Ge$_{0.08}$, (b) Si$_{0.9}$Ge$_{0.1}$C$_{0.09}$, (c) Si$_{0.88}$Ge$_{0.09}$Si$_{0.02}$C$_{0.01}$, and (d) Si$_{0.95}$Sn$_{0.04}$Co$_{0.01}$. An indirect absorption curve resulted in the best fit in each case.

interpolating between the elemental values (\( \nu = 0.10 \) for diamond, \( \nu = 0.28 \) for Ge, Si, and Sn), and computed a biaxial strain in the plane of the heterointerface. Then, the deformation potential was assumed to be similar to that of the Si$_{1-x}$Ge$_x$ system (\( \Delta E_G \approx -11.7 \) eV/unit strain), and the resulting correction factors were added to our experimental resultation potential. This approach predicted conduction band minima at the X, L, and \( \Gamma \) critical points for the composition of all the samples in this study, and band gap energies that were generally in good agreement with our experimental results. The critical point energy near the X point is larger for Sn than for Si, resulting in an increase in the band gap energy when Sn is added to a Si-rich alloy. This was experimentally observed.

**CONCLUSION**

In conclusion we have grown a variety of random crystalline alloys of Si, Ge, C, and Sn by MBE. The optical band gap was deduced by measuring the fundamental absorption edge of the alloys. These alloys were found to be indirect materials at the compositions studied, and the band gap was found to be nearly linearly dependent on composition. This investigation supports the use of these alloys as variable band gap materials compatible with existing Si technology.

**ACKNOWLEDGMENTS**

We are grateful to C. P. Swann, Department of Physics and Astronomy, University of Delaware, for his assistance in performing RBS measurements. This work is supported by AASERT Grant No. F49620-92-J-0340, AFOSR Grant No. AFOSR 91-0370, and ONR Grant No. N00014-93-1-0393.

In an approach similar to Soref, the experimental band gaps of each sample were compared to an estimate based on linear interpolations of Brillouin zone endpoints. These alloys were found to be nearly linearly dependent on composition. This approach predicted conduction band minima at the X, L, and \( \Gamma \) critical points for the composition of all the samples in this study, and band gap energies that were generally in good agreement with our experimental results. The critical point energy near the X point is larger for Sn than for Si, resulting in an increase in the band gap energy when Sn is added to a Si-rich alloy. This was experimentally observed.

\[ E_G = \min_{i=X,L,\Gamma} \left\{ E_G^i(1-x-y-z) + E_{Ge}^i + E_{Sn}^i + E_{C}^i \right\} \]

where the \( E_i^i \) are the conduction band energy minima at zone position \( i \) with respect to the valance band maximum at \( \Gamma \), and \( x, y, \) and \( z \) are the atomic fractions of Ge, Sn, and C. Endpoints were based primarily on experimental observations, supplemented by pseudopotential calculations, of the band structure of the diamond phase of the pure elements. This approach predicted conduction band minima at the X points for the composition of all the samples in this study, and band gap energies that were generally in good agreement with our experimental results. The critical point energy near the X point is larger for Sn than for Si, resulting in an increase in the band gap energy when Sn is added to a Si-rich alloy. This was experimentally observed.

\[ E_G = \min_{i=X,L,\Gamma} \left\{ E_G^i(1-x-y-z) + E_{Ge}^i + E_{Sn}^i + E_{C}^i \right\} \]

where the \( E_i^i \) are the conduction band energy minima at zone position \( i \) with respect to the valance band maximum at \( \Gamma \), and \( x, y, \) and \( z \) are the atomic fractions of Ge, Sn, and C. Endpoints were based primarily on experimental observations, supplemented by pseudopotential calculations, of the band structure of the diamond phase of the pure elements. This approach predicted conduction band minima at the X points for the composition of all the samples in this study, and band gap energies that were generally in good agreement with our experimental results. The critical point energy near the X point is larger for Sn than for Si, resulting in an increase in the band gap energy when Sn is added to a Si-rich alloy. This was experimentally observed.
Band gap of Ge rich $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ alloys

B. A. Orner,† J. Olowolafe, K. Roe, and J. Kolodzey
Department of Electrical Engineering, University of Delaware, Newark, Delaware 19716

T. Laursen and J. W. Mayer
CSSS, Arizona State University, Tempe, Arizona 85287

J. Spear
Philips Electronic Instruments Co., 125 West Gemini Dr., Suite E-20, Tempe, Arizona 85283

(Received 30 July 1996; accepted for publication 13 August 1996)

$\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ films ($x \approx 0.90$, $y \leq 0.02$) were grown by molecular beam epitaxy on Si substrates. Infrared optical absorption was used to obtain the band gap energy at room temperature. Biaxial strain obtained from x-ray diffraction measurements verified the presence of nearly relaxed films, and the total and substitutional C contents were obtained from channeling C-resonance backscattering spectrometry. We show by direct measurements that interstitial C had a negligible impact on the band gap, but substitutional C was found to increase the band gap with respect to equivalently strained $\text{Si}_{1-x}\text{Ge}_x$ alloys. While strain decreases the band gap, the effect of substitutional C on the band gap depends on the Si and Ge fractions. © 1996 American Institute of Physics. [S0003-6951(96)04343-4]

The energy band gaps of group IV alloys have been studied by photoluminescence (PL), absorption, spectroscopic ellipsometry, and theoretical techniques. Several studies suggest an energy band gap decrease as the C content is increased; others suggest an increase in the energy band gap. Attempts to clarify this behavior have depended on measurements of strained pseudomorphic thin layers with extrapolations to zero strain based on assumption of deformation potentials, which are not well known.

In this letter, we studied relaxed layers with Ge rich compositions. Techniques to probe the indirect optical band gap by absorption are challenged by weaker absorption than a direct band gap material, substrate absorption, and interference fringes within the thin film. We describe an approach to deducing the band gap from optical absorption observations which to some extent transcend these difficulties.

We have produced a series of crystalline $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ alloys by solid source molecular beam epitaxy (MBE) on (100) Si substrates. The substrate temperature was 600 °C. Ge was thermally evaporated in a pyrolytic boron nitride crucible at 1260 °C, and Si was thermally evaporated in a pyrolytic graphite (PG) crucible at 1685 °C. The C source consisted of a PG filament heated by a direct current up to 49 A. Growth rates were typically 0.06 μm/h. Thicknesses were measured by a mechanical stylus method and were typically 0.18 μm.

Film compositions (Table I) were measured by Rutherford backscattering spectrometry (RBS). C elastic-resonance backscattering was used to measure the C concentration using a 4.3 MeV He beam. The total measured C concentrations were up to 2 at. %, with an accuracy of ±0.2 at. % C. The extent of substitutional C was studied using ion channeling characterizations. In samples SGC-67, SGC-68, and SGC-70, less than 25% of the C was substitutional, but at least 70% of the total C in SGC-69 was found to be substitutional. Further RBS details will be published elsewhere. X-ray diffraction (XRD) measurements were performed to determine the strain in the films. The lattice constants of the films in the growth direction ($a_1$) were computed from the peak position of the alloy (004) x-ray reflections. The lattice constants in the direction parallel to the substrate surface ($a_2$) were deduced from the (224) and (115) reflections. Assuming Poisson's ratio to be 0.27, we calculated the relaxed cubic lattice constant ($a_0$) and the biaxial strain for each sample. We observed $a_2/a_1 < 0.03$ Å for all samples, indicating nearly relaxed films. Relaxed films were expected as the films were well over the 20 Å critical thickness of Ge rich Si alloys.

The optical absorption at photon energies near the band gap was measured at room temperature by Fourier transform infrared (FTIR) spectroscopy. The alloys studied were Ge rich, thus their band gap energies were less than that of Si, and the substrates were transparent in the vicinity of the alloy's fundamental absorption edge. The transmission data of the samples were ratioed to transmission curves of a reference substrate to remove sub-gap substrate absorption errors.

Table I. The effect of substitutional and interstitial C on the energy band gap of Ge rich $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ alloys. The Si, Ge, and total C content of each sample was measured by RBS. The strain in each thin film was obtained from XRD, and the experimental band gaps were obtained by curve fitting to the fundamental absorption edge. The band gap of each sample was compared to a hypothetical $\text{Si}_{1-x}\text{Ge}_x$ alloy with the same Si:Ge ratio and strain (far right column). Over 70% of the C in sample SGC-69 was substitutional; the other samples had less than 20% substitutional C. Thus, substitutional C increased the band gap, and interstitial C had a negligible effect on the band gap.

<table>
<thead>
<tr>
<th>Sample</th>
<th>Composition</th>
<th>Strain</th>
<th>Band gap (meV)</th>
<th>Equivalently strained $\text{Si}_{1-x}\text{Ge}_x$ band gap (meV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SGC-67</td>
<td>Si$<em>{0.115}$Ge$</em>{0.885}$C$_{0.02}$</td>
<td>1.5×10$^{-3}$</td>
<td>889±3</td>
<td>896</td>
</tr>
<tr>
<td>SGC-68</td>
<td>Si$<em>{0.11}$Ge$</em>{0.89}$C$_{0.001}$</td>
<td>1.5×10$^{-3}$</td>
<td>866±5</td>
<td>867</td>
</tr>
<tr>
<td>SGC-69</td>
<td>Si$<em>{0.11}$Ge$</em>{0.89}$C$_{0.001}$</td>
<td>3.0×10$^{-3}$</td>
<td>895±9</td>
<td>850</td>
</tr>
<tr>
<td>SGC-70</td>
<td>Si$<em>{0.16}$Ge$</em>{0.84}$C$_{0.001}$</td>
<td>1.5×10$^{-3}$</td>
<td>854±7</td>
<td>856</td>
</tr>
</tbody>
</table>

---

†Electronic mail: orner@ee.udel.edu
A model of thin film absorbance in the presence of interference fringes was applied to deduce an absorption coefficient free of interference fringe effects. The transmittance of a thin absorbing film on a substrate is given by

\[ T = \frac{(t_1 t_2)^2 e^{-ad}}{1 + (r_1 r_2)^2 + 2r_1 r_2 e^{-ad} \cos(2\phi - \pi)}, \]  

where \( r_1, r_2, t_1, \) and \( t_2 \) are the Fresnel reflection and transmission coefficients of the alloy/air and alloy/substrate interfaces, \( \phi = 2nd(1/\lambda), \) \( d \) is the alloy layer thickness, and \( \lambda \) is the vacuum wavelength of the incident photons.

For the purposes of data analysis, \( \alpha \) was assumed to be negligible below the energy onset of fundamental absorption. Thus the exponentials of Eq. (1) reduced to unity at sub-gap energies, the amplitude of the fringes was determined solely by the index of refraction \( n \), and the fringe periodicity \( \phi \) was determined by \( n \) and \( d \). These parameters were determined by curve fitting the transmittance data in the sub-gap region (\( \alpha = 0 \)) to the following expression:

\[ T = \frac{(t_1 t_2)^2}{1 + (r_1 r_2)^2 + 2r_1 r_2 \cos(2\phi - \pi + \psi)}. \]  

We have introduced a phase shift fitting parameter \( \psi \), because we observed a phase shift in the interference fringes and were able to more effectively remove the interference from the absorption data by including it. In perfect crystals with real indices of refraction, \( \psi \) is expected to be zero. We speculated that the alloy layers were not fully homogeneous, having grain boundaries and voids. Scattering within the alloy layer may be responsible for this phase shift in the interference fringes.

For indirect semiconductors at photon energies below and near the band gap, \( n \) is nearly real and constant. We fixed \( n \) (hence \( r_1, r_2, t_1, \) and \( t_2 \)) in Eq. (1) at the sub-gap values obtained from the fringes, and Newton’s method was applied to solve Eq. (1) for \( \alpha \), given \( T \). This yielded \( \alpha \) free from interference fringes.

Because the smaller values of \( \alpha \) were obscured by noise, curve fitting was adopted to deduce the band gap from the more strongly absorbing energies. The absorption data were initially fit to

\[ \alpha = K (E_G - h\nu_p)^m \]  

with material constant \( K \), band gap \( E_G \), and exponent \( m \) taken as adjustable fitting parameters, to determine the mode of the electron transition. Minimum residual error \( (\chi^2) \) yielded \( m = 2 \) for all samples, indicating indirect band gap materials. For sample SGC-69, which had a significant substitutional C content, the residual error was minimized for \( 1.9 < m < 2.1 \). The fit for the remaining samples converged to \( n = 2 \) less strongly, with comparable values of \( \chi^2 \) obtained for \( 1.5 < m < 2.0 \).

Therefore we fixed the exponent at \( m = 2 \) and repeated the curve fit to the following relation:

\[ \alpha_a = K (h\nu_p + h\nu_p - E_G)^2, \]  

\[ \alpha_s = K \exp \left( \frac{h\nu_p}{kT} \right) (h\nu_p - h\nu_p - E_G)^2. \]  

\[ \alpha = \begin{cases} \alpha_a + \alpha_s & h\nu_p - h\nu_p \geq E_G, \\ \alpha_a & h\nu_p + h\nu_p \geq E_G > h\nu_p - h\nu_p, \\ 0 & h\nu_p + h\nu_p < E_G, \end{cases} \]  

where \( \alpha_a \) and \( \alpha_s \) are the photon absorption contributions from the phonon absorption and phonon emission processes, respectively, \( h\nu_p \) and \( h\nu_p \) are the photon and phonon energies, \( kT \) is the thermal energy and \( K \) includes several material and physical constants. Adjustable fitting parameters included \( E_G, K, \) and \( h\nu_p \).

Absorption data and the best fit for sample SGC-69 are illustrated by Fig. 1. The data points were unweighted, so the fitting algorithm favored data points with large values of \( \alpha \). Figure 2 shows a comparison between SGC-69 and SGC-68, a sample with predominantly interstitial C. A sub-gap absorption tail is evident in SGC-68, with the theoretical absorption as the sample in Fig. 1, however the C is primarily interstitial. The solid line indicates experimental data and the dashed line indicates the best fit of an indirect absorption curve. The band gap of this sample is lower, and an absorption tail near \( \alpha = 100 \) cm\(^{-1} \) was evident by the departure of the experimental data from the theoretical absorption curve at low energies. The absorption curve of SGC-69 was included for comparison.


We have grown a series of Si$_{1-x-y}$Ge$_x$C$_y$ thin films on Si substrates. C can be viewed as altering the band structure of Si and C from the crucible favored substitutional C. The C filament was off, but the Ge rich alloys studied here are nearly relaxed. Thus bulk strain reduction is not predominantly responsible for the shift in the absorption edge we observed.

The band gap energy of each sample was compared to a hypothetical Si$_{1-x}$Ge$_x$ alloy with the same Si:Ge ratio and the same strain. The band gap was computed as $E_G(L) = 0.7596 + 1.0860(1 - x) + 0.3306(1 - x)^2$. The small residual strain measured by XRD for each Si$_{1-x-y}$Ge$_x$C$_y$ sample was applied to an established deformation potential relation for the strained Si$_{1-x}$Ge$_x$ system to obtain the hypothetical Si$_{1-x}$Ge$_x$ band gap with the same strain as our Si$_{1-x-y}$Ge$_x$C$_y$ alloys (Table I). With this approach, it is not necessary to assume a deformation potential for Si$_{1-x-y}$Ge$_x$C$_y$, which is not yet known. The samples with predominately interstitial C had band gaps similar to the Si$_{1-x-y}$Ge$_x$ alloy. In SGC-69, the substitutional C was found to increase the energy band gap by 45 meV/°C, which we attribute to the effect of alloying.

We have grown a series of Si$_{1-x-y}$Ge$_x$C$_y$ thin films (x=0.90, y=0.02) by MBE and conducted an experimental study of their energy band gaps. The location of the C in the crystal was found to impact the energy band gap of the material, which supports the assertion that C may be used to tune the band gap. Substitutional C was found to increase the band gap at this composition. Other workers have found C decreases the band gap with respect to a Si$_{1-x}$Ge$_x$ alloy. However, other work has been limited to Si rich alloys, and the band gap may in fact decrease with increasing substitutional C at those compositions. Thus, this work is not necessarily inconsistent with previous results.

The location of C within a Ge rich Si$_{1-x-y}$Ge$_x$C$_y$ lattice is evidently dependent on the growth conditions. The ability to manipulate the growth conditions to increase the substitutional C incorporation will allow the Si$_{1-x-y}$Ge$_x$C$_y$ band gap and lattice constant to be engineered over a wider composition range.

We are grateful to acknowledge the support of K. M. Unruh, S. S. Iyer, and R. Soref for useful discussions. This work is supported by AASERT Grant No. F49620-92-J-0340, AFOSR Grant No. AFOSR 91-0370, and ONR Grant No. N00014-93-1-0393.

Current Transport Characteristics of SiGeC/Si Heterojunction Diode

F. Chen, B. A. Orner, D. Guerin, A. Khan, P. R. Berger, Member, IEEE, S. Ismat Shah, and J. Kolodzey, Senior Member, IEEE

Abstract—The characteristics of heterojunction diodes fabricated from p-type epitaxial Si$_{0.07}$Ge$_{0.91}$C$_{0.02}$ alloy grown by molecular beam epitaxy on n-type Si (100) have been examined by using current-voltage, capacitance-voltage, and Hall effect measurements. The SiGeC/Si heterojunction diode shows good rectification with nearly ideal forward bias behavior and low reverse leakage currents compared to Ge/Si heterojunction diodes. The temperature dependence of the current-voltage behavior indicates that the principle conduction mechanism is by electron injection over a barrier. Reverse breakdown occurs by the avalanche mechanism.

I. INTRODUCTION

RECENTLY there has been a growing interest in heterojunction (HJ) devices compatible with silicon. Doped layers of Si$_{1-x}$Ge$_x$ alloys have improved the performance of bipolar transistors [1] and have produced light emitting diodes [2]. SiGe alloys, however, are lattice-mismatched to Si substrates. The addition of C to SiGe helps with strain compensation, and affects the interface, bandgap energy and the energy band offsets [3]. Although the structural and optical properties of Si$_{1-x-y}$Ge$_x$C$_y$ alloys have been reported [4], [5], the electrical properties are not yet well understood.

This paper examines the electrical properties versus temperature of Si$_{1-x-y}$Ge$_x$C$_y$/Si p$^+$-n heterojunction diodes fabricated from mesa-etched epitaxial layers grown on n-type Si substrates by molecular beam epitaxy (MBE). We focus on the behavior of Ge-rich layers of composition Si$_{0.07}$Ge$_{0.91}$C$_{0.02}$ heavily doped with boron to produce p-type conductivity. We have shown that the valence band offset ($\Delta E_v$) between bulk Si$_{0.07}$Ge$_{0.91}$C$_{0.02}$ and Si is about 0.60 eV [6], and this is large enough to impede the injection of holes from SiGeC into Si.

II. EXPERIMENTAL DETAIL

The SiGeC layers were grown in an EPI 620 MBE system on 75-mm diameter (100) oriented Si substrates at a temperature of 550 °C as previously described [4]. Solid elemental sources were used, and the boron cell temperature was 1550 °C for the doping concentration used here. The relatively low substrate growth temperature minimizes the interdiffusion between the layer and substrate. The heterojunction, therefore, is expected to be abrupt. The doped SiGeC layer reported here was 0.18-μm thick and the doped Ge layer was 0.5 μm. Electron diffraction showed the SiGeC layer to be single crystal. From Hall effect measurements, the hole concentrations were 1 x 10$^{19}$ cm$^{-3}$ in the SiGeC and 5 x 10$^{18}$ cm$^{-3}$ in the Ge. The hole mobility of Si$_{0.07}$Ge$_{0.91}$C$_{0.02}$ at room temperature (90 cm$^2$/V·s) was somewhat lower than in pure Ge perhaps due to additional alloy scattering, but it was 1.5 times higher than the mobility in pure Si. From conductivity measurements, the n-type Si substrate doping was about 2.5 x 10$^{15}$ cm$^{-3}$. Optical absorption measurements of the doped Si$_{0.07}$Ge$_{0.91}$C$_{0.02}$ indicated a bandgap of 0.80 eV, but this value may be larger than the effective bandgap because of impurity band absorption. Standard optical lithography and wet chemical etching were used to form the diodes shown schematically in Fig. 1. The SiGeC layers were mesa etched in a H$_3$PO$_4$ : H$_2$O$_2$ : H$_2$O (1:6:3) solution for 1.5 min to a depth of 0.18 μm. Electron beam evaporated Ti/Au metal layers of thickness 300 Å/1500 Å were used for both the p- and n-contacts without annealing. The contacts were patterned by the lift-off method. The mesa area was 2.2 x 10$^{-3}$ cm$^{-2}$. The Ti/Au were measured to have ohmic, linear current voltage characteristics over the full measurement range.

III. RESULTS AND DISCUSSIONS

To provide information on the transport mechanisms, the current-voltage (I-V) characteristics were measured versus temperature. Fig. 2 shows the I-V characteristics for three
temperatures from 296 K to 343 K. At low bias at room temperature, the characteristics were nearly ideal with \( \eta = 1.1 \), where \( I = I_0 \exp(qV/\eta kT) \). The deviation from linearity at high forward current may be due to series resistance and high level injection. The forward turn-on voltage is relatively low compared to a pure Si homojunction. Low forward turn-on voltages in heterojunctions are associated with low bandgaps and low values for one of the band offset energies [7], [8]. The forward current increases exponentially with temperature implying thermally activated behavior. The SiGeC/Si diodes exhibit strong rectifying behavior. At biases more positive than \(-3 \) V, the reverse current magnitude increases with temperature. At biases more negative than \(-3 \) V, the effect of the breakdown voltage, which increases in magnitude with temperature, causes the temperature curves to cross. A plot of \( I(dV/dI) \) versus \( I \) at \( T = 296 \) K gives the ideality factor \( \eta = 1.1 \) from the intercept, and the series resistance \( r_s = 138 \Omega \) from the slope. From the value of \( \eta \), we infer that the principal forward current mechanism is due to carrier injection over a barrier. Assuming an exponential dependence of saturation current of \( I_0 \) on temperature, where \( I_0 \sim \exp(-\Delta E_{AF}/kT) \), the activation energy \( \Delta E_{AF} \) for the current was obtained from an Arrhenius plot of current versus temperature from 296 K to 343 K at different forward biases. Extrapolation to zero bias yields an activation energy of 0.38 eV. We note that this value is approximately \( E_g/2 \) using the value \( E_g = 0.8 \) eV measured from optical absorption, and may indicate the activation energy for electron generation/recombination current in the diode.
This value is also consistent with capacitance-voltage (CV) measurements of \(1/C^2\) versus \(V\) which extrapolate to yield the built-in voltage \(V_b\) of 0.38 V. The linearity of the \(1/C^2-V\) characteristics implied a uniformly-doped abrupt junction. An energy-band diagram of a Si\(_0.07\)Ge\(_{0.91}\)Si\(_{0.02}\)/Si heterojunction, based on the experimental valence-band offset and bandgap data, is shown in Fig. 3. The conduction-band discontinuity \(\Delta E_C = 0.28\) eV and the valence-band discontinuity \(\Delta E_V = 0.60\) eV. Since \(\Delta E_V\) is large enough to impede the injection of holes from SiGeC to Si, and is larger than \(\Delta E_C\), therefore, we expect that the transport current is mostly due to the injection of electrons from the n-Si into the p-SiGeC.

The reverse current characteristics versus temperature near breakdown are shown in Fig. 4. The breakdown voltage near \(-20\) V corresponds to a critical field \(\varepsilon_{cr} = 2.2 \times 10^5\) V/cm which is between the values for Si (3 \(\times\) 10\(^5\) V/cm) and Ge (10\(^5\) V/cm). At \(T = 296\) K, the prebreakdown current obeys the \(I_R \sim (V)^m\) where \(m \approx 2.5\) which we attribute to tunneling and surface leakage. At higher temperature, however, the thermal current with \(m \approx 1\) dominates. The voltage at which reverse breakdown occurred increased with temperature suggesting an avalanche mechanism.

We compared our SiGeC/Si HJ diode to Ge/Si and SiGe/Si HJ diodes. Fig. 5 shows the \(I-V\) characteristics for both SiGeC/Si and Ge/Si HJ diodes with the same device area and similar doping level. The SiGeC/Si diode yielded \(I-V\) characteristics with smaller leakage current, higher breakdown voltage and higher turn-on voltage. For comparison, Kamins et al. reported SiGe/Si diodes with reverse leakage current density \(J_R = 1 \times 10^{-7}\) A/cm\(^2\) at bias = -5 V compared to \(10^{-3}\) A/cm\(^2\) for our diodes. The SiGe diodes have the forward current density \(J_F = 5 \times 10^{-6}\) A/cm\(^2\) at bias = 0.2 V compared to \(10^{-1}\) A/cm\(^2\) for our SiGeC diodes. The Kamins diodes, however, were Si-rich (22% Ge) and our diodes are Ge-rich (91% Ge).

IV. CONCLUSIONS

The characteristics of \(\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y\)/Si diodes and their temperature dependence were investigated. Current-voltage characteristics were nearly ideal at low forward bias at room temperature. The temperature behavior indicated a barrier height for carrier injection of 0.38 V. Due to expected large valence band offsets, we conclude that the conduction mechanism is the injection of electrons from the wider gap n-Si to the p\(^+\)-SiGeC layer. These results indicate that the SiGeC/Si heterostructure has good electrical properties and is promising for Si-based device applications.

REFERENCES

Dielectric response of thick low dislocation-density Ge epilayers grown on (001) Si

Kelly E. Junge, Rüdiger Lange, Jennifer M. Dolan, and Stefan Zollner
Ames Laboratory and Department of Physics and Astronomy, Iowa State University, Ames, Iowa 50011

M. Dashiell, B. A. Orner, and J. Kolodzey
Department of Electrical and Computer Engineering, 140 Evans Hall, University of Delaware, Newark, Delaware 19716

(Received 16 September 1996; accepted for publication 24 October 1996)

Spectroscopic ellipsometry was used to measure the dielectric functions of epitaxial and bulk Ge at photon energies from 1.5 to 5.2 eV. The epitaxial Ge was grown at 400 °C by molecular beam epitaxy on (001) Si substrates. The optical response and the interband critical-point parameters of Ge on Si were found to be indistinguishable from that of bulk single crystal Ge, indicating high optical quality. Dislocation density measurements using an iodine etch verified low surface defect densities. We conclude that epitaxial Ge grown on Si at relatively low temperatures is suitable for optical device applications. © 1996 American Institute of Physics. [S0003-6951(96)04352-5]

Because of the large lattice mismatch (~4%) between Si and Ge and their different thermal expansion coefficients, it is difficult to produce high-quality heteroepitaxial Ge films on Si substrates. On the other hand, the growth of low defect-density Ge and Si$_{1-x}$Ge$_x$ alloys on Si (001) is of great technological interest to modify transport and carrier confinement in Si-based devices and to integrate Ge-based optoelectronics (e.g., infrared detectors) with well-developed Si integrated circuit technology. Also, because of the small lattice mismatch of GaAs and Ge, it becomes feasible to integrate III/V devices with Si integrated circuit technology by growing a Ge virtual substrate on Si, followed by GaAs/Ge epilayers. The initial growth of Ge on Si (001) can be described as Stranski-Krastanow: The first three to six monolayers grow layer-by-layer. After about 10 to 15 Å, islands start to form. Island formation can be suppressed by a surfactant (As), extending the layer-by-layer growth. Because of the local elastic deformation of near-surface layers in the substrate, the onset of dislocations is delayed until the islands have grown to far in excess (500 Å) of the equilibrium critical thickness (10 Å).

This work deals with much thicker layers, where the strain is relieved by misfit dislocations. These dislocations can be studied using plan-view transmission electron microscopy. They usually climb to the surface where they deteriorate the transport properties of active device layers (such as a heterojunction bipolar transistor). Using thick compositionally graded layers, it is possible to grow relaxed Si$_{1-x}$Ge$_x$ layers (x ~ 0.3) with low threading dislocation densities.

Malta et al. have shown that dislocations in Ge on Si can be confined to the epilayer/substrate interface (extending up to 0.7 μm from the interface) by growing with substrate temperatures near the melting point of Ge (937 °C). For samples with a thickness of 2.5 μm, the residual strain was ε ~ 2.5 × 10$^{-3}$ and the etch pit density (EPD), a measure for the dislocation density at the surface, was about 2 × 10$^5$ cm$^{-2}$. Apparently, interfacial Ge melts and subsequently alloys with the Si substrate. Growth at intermediate temperatures (700 °C) does not confine the dislocations, resulting in a higher EPD.

The purpose of this work is to show that slow growth at low temperatures can yield thick Ge films on Si with low surface dislocation densities. This leads to the surprising result that the dielectric function (DF) of Ge on Si is indistinguishable from that of a bulk Ge sample. (The correlation between the DF and of dislocations in group-IV alloys was discussed by Lange et al. Thick relaxed Si$_{1-x}$Ge$_x$ layers with many dislocations have very broad and weak E$_1$ peaks, whereas pseudomorphic layers with a low dislocation density have strong and narrow E$_1$ peaks.)

The Ge layers used in this study were grown by molecular beam epitaxy (MBE). The Ge molecular beam was produced by thermal evaporation from a solid source of zone-refined polycrystalline Ge in a pyrolytic boron nitride crucible. To minimize contamination from the crucible, the cell temperature was kept below 1380 °C. At the cell temperature of 1325 °C used in this experiment, the Ge growth rate was 0.11 μm/h (0.3 Å/s).

Substrates were (001) oriented, 75 mm diameter silicon wafers prepared by degreasing, oxidizing in a solution of H$_2$O:H$_2$O$_2$:HCl (5:3:3), and dipping in HF:H$_2$O (1:10). The substrates were desorbed at 250 °C in the MBE chamber just prior to growth. The Ge layers were grown at a substrate temperature of 400 °C; they were between 0.3 and 1.1 μm thick (measured by a Dektak) and appeared mirror smooth after growth. Since the mobility of dislocations is limited at lower temperatures and the thermal expansion coefficient of Ge (6 × 10$^{-6}$) is about a factor of two larger than that of Si, it is not surprising that growth at low temperatures resulted in high quality layers.

Well resolved reciprocal lattice rods of the substrate were observed by in situ reflection high energy electron diffraction (RHEED). After about 10 Å of growth, the lattice rods were less well resolved, but distinct rods still remained. The RHEED pattern gradually improved as the epilayer became thicker. For sample SGC99, a 0.75 μm thick layer of

[Electronic mail: zollner@iastate.edu]
Ge on Si grown at 400 °C, the RHEED pattern at the completion of growth was similar in features and intensity to that of commercially available Ge substrates. The RHEED suggested that island formation was partially suppressed at low growth temperatures, and that as growth proceeds islands may coalesce to form single crystal Ge with few defects. We speculate that the low growth rates employed here encourage the formation of reduced defect single crystal Ge over multicrystalline Ge, but further study will be necessary to confirm this.

To find the surface dislocation densities, we used an iodine etch HF:HNO;:CH;xCOOH.I (20 ml:40 ml:44 ml:120 mg) for 1 s to measure the etch pit density (EPD) of the Ge layers. For SGC99, it appeared constant and uniform across the entire area and was consistent between samples and etch times. The average EPD was 4 X 10^4 cm^{-2}, a factor of five lower than the results of Malta et al. The EPDs of thinner layers (<0.3 μm) and those of samples grown at higher temperatures (>500 °C) could not be determined, since the EPD was not uniform or the complete Ge layer was removed by the etch. The EPD of bulk Ge was less than 10^4 cm^{-2}, consistent with data supplied by Eagle Picher. The pit shapes for SGC99 and bulk Ge differed. For the bulk Ge, most pits were circular, about 1 μm in diameter. For SGC99, the pits were squares, approximately 1–3 μm on each side.

After growth, the dielectric functions (DFs) ε in the 1.5 to 5.5 eV photon-energy range were measured ex situ with a spectroscopic ellipsometer. The spectra were corrected for a native oxide layer. The thickness of the oxide was determined by matching ε_2 at its peak near 4.2 eV with the data of Ref. 13. The lines in Fig. 1 show the real (ε_i) and imaginary (ε_2) parts of ε for sample SGC99, assuming an oxide thickness of 10 Å. Other Ge epilayers grown on Si at the same temperature (not shown in the figure) had similar ε. For comparison, we also measured ε for a commercial bulk Ge (001) sample (Eagle Picher). The DF of SGC99 and that of the bulk sample were indistinguishable, except below 1.8 eV, where the accuracy of our instrument decreases. In Fig. 1 we also show the data of Ref. 13 (●, (△)) for bulk (111) Ge. The agreement is good, except for ε_2 in the range below 2 eV. (Similar discrepancies were found in Ref. 16.) The DF of SGC99 resembles that of bulk Ge much more than that of thin Ge films enclosed between Si barriers.14,15

The spectra show a double-peak structure above 2 eV (E_1, E_1 + Δ_1), a shoulder near 3 eV (E_0), and a third peak near 4.2 eV (E_2). These peaks are interband critical points (CPs) arising from direct band-to-band transitions at various regions in the Brillouin zone. For a further analysis of these CPs, we calculate numerically the second derivative of ε with respect to photon energy (shown by the symbols in Fig. 2) and perform a line shape analysis. Following Viña et al., we describe the CPs using a mixture of a 2D minimum and a saddle point represented by

\[ \epsilon(\omega) = C - A \ln(\hbar \omega - E_0 - i\Gamma)\exp(i\phi). \tag{1} \]

where \(\hbar\omega\) is the photon energy, \(E_0\) the energy of the CP, \(\Gamma\) its broadening, \(A\) its amplitude (oscillator strength), and \(\phi\) the phase angle describing the amount of mixing. The parameters obtained from the line shape analysis are given in Table I in comparison with parameters of bulk samples from Viña and co-workers. First, we note that our bulk parameters are, within the error bars, identical to those of Ref. 17 with one exception: Viña and co-workers used a fixed spin-orbit splitting \(\Delta_1 = 187 \text{ meV}\) determined from low-temperature measurements. In our analysis, we treated \(\Delta_1\) as

\[
\begin{align*}
|A| & \quad \text{(eV)} & \quad \Gamma & \quad \phi \\
E_1 & \quad 5.5(3) & \quad 2.114(2) & \quad 0.058(2) & \quad 86(4) \\
E_1 + \Delta_1 & \quad 4.16(6) & \quad 2.314(2) & \quad 0.076(6) & \quad \text{same} \\
E_0 & \quad 3.21(6) & \quad 3.05(2) & \quad 0.20(2) & \quad -29(12) \\
E_2 & \quad 8.1(1) & \quad 4.37(1) & \quad 0.107(1) & \quad -193(11) \\
\text{Bulk Ge (from Ref. 17)} & \quad & \quad & \quad & \quad \\
E_1 & \quad 2.111(3) & \quad 0.06(1) & \quad 71(4) \\
E_1 + \Delta_1 & \quad 2.298(3) & \quad 0.07(2) & \quad \text{same} \\
E_0 & \quad 3.11 & \quad & \quad & \quad \\
E_2 & \quad 4.368(4) & \quad 0.108(9) & \quad \text{same} \\
\text{Ge on Si (SGC99, this work)} & \quad & \quad & \quad & \quad \\
E_1 & \quad 6.2(4) & \quad 2.116(2) & \quad 0.063(2) & \quad 84(4) \\
E_1 + \Delta_1 & \quad 3.7(7) & \quad 2.322(2) & \quad 0.076(6) & \quad \text{same} \\
E_0 & \quad 3.5(5) & \quad 3.05(2) & \quad 0.21(2) & \quad -29(9) \\
E_2 & \quad 8.1(1) & \quad 4.37(1) & \quad 0.109(6) & \quad -196(11)
\end{align*}
\]

TABLE I. Critical point (CP) parameters for bulk Ge and Ge on Si: amplitude (A), energy (E), broadening (Γ), and excitonic phase (Φ) [see Eq. (1)].
a free parameter (since it is a measure for the strain in the sample) and found $\Delta_1 = 200$ meV for bulk Ge.

The CP parameters for sample SGC99 are similar to those of bulk Ge. Most importantly, the broadenings, related to defects, are essentially the same. Therefore, the scattering of electrons and holes in SGC99 was mostly due to intrinsic mechanisms such as electron-phonon interactions, not to sample imperfections such as dislocations, grain boundaries, impurities, etc. The spin-orbit splitting parameter for SGC99 was $\Delta_1 = 206$ meV, about 3% larger than in bulk Ge. Using the small-shear approximation described in Ref. 11, we found upper bounds for the hydrostatic and (001) shear strains ($e_H$ and $e_S$) in SGC99. Since $E_1$ is the same for bulk Ge and SGC99, we conclude that the hydrostatic and (001) shear shifts for $E_1$ ($\Delta E_H$ and $\Delta E_S$) are approximately equal. Since (the apparent splitting) $\Delta_1$ changes by no more than 6 meV, $\Delta E_H$ and $\Delta E_S$ are about 3 meV each. We conclude that $|e_H| < 0.03\%$ and $|e_S| < 0.1\%$. Since $\Delta E_S > e_H$, whereas $\Delta E_S = e_S$ our estimate for $e_S$ is less stringent than that for $e_H$. Using x-ray diffraction, the in-plane strain perpendicular to the growth axis ($e_L = e_H - e_S$) was determined for similar samples to be below 0.03%, about three times smaller than the upper limit found here. Although our accuracy is limited, we find less than 3% of the strain expected for a pseudomorphic layer (equal to the lattice mismatch of 0.04). The accuracy of our strain analysis could be improved by measuring $e$ below 100 K (where the broadenings are smaller leading to more accurate CP energies).

In conclusion, we have found that the optical constants (refractive index and absorption coefficient) and their derivatives, related to band structure and transport parameters (CP energies and broadenings), of thick Ge layers on Si are virtually identical to those of bulk Ge. These results are in agreement with RHEED and EPD counts. Therefore, we should expect that electronic and optoelectronic devices fabricated using Ge on Si should have similar (if not superior) characteristics compared to bulk Ge-based devices.

---

Appendix

Ames Laboratory is operated for the U.S.-DOE by ISU under Contract No. W-7405-ENG-82. The work at Ames was supported by the Director of Energy Research, Office of BES, by the ISGC, and by NSF (DMR-9413492). The work at Delaware was supported by AFOSR (F49620-95-0135), ARO (DAAH04-95-1-0625), DARPA, and ONR (N00014-93-1-0393).

---

Appendix 22

Band-edge photoluminescence from pseudomorphic Si$_{0.96}$Sn$_{0.04}$ alloy

Al-Sameen T. Khan$^a$ and Paul R. Berger$^b$

Department of Electrical Engineering, University of Delaware, Newark, Delaware 19716

Fernando J. Guarin$^c$

IBM Microelectronics Division, 1580 Route 52, Hopewell Junction, New York 12533

Subramanian S. Iyer$^d$

SilBond L.L.C., Hudson Valley Research Park, 1580 Route 52, Hopewell Junction, New York 12533

(Received 28 December 1995; accepted for publication 20 March 1996)

Band-edge related photoluminescence from a strained Si$_{0.96}$Sn$_{0.04}$ alloy grown by molecular beam epitaxy on Si(100) substrate has been seen for the first time. We report band-edge related photoluminescence from a compressively strained pseudomorphic Si$_{0.96}$Sn$_{0.04}$ alloy. The luminescence observed consisted of two dominant features, a well-resolved band-edge luminescence consisting of a no-phonon and a transverse optical phonon replica, and a deep-level broad luminescence peak around 770 meV. The band-edge feature is attributed to a no-phonon free excitonic recombination in the binary alloy and exhibits a near linear power dependence. We also observe a red shift of the energy gap of Si$_{0.96}$Sn$_{0.04}$ alloy with respect to Si, which corresponds to the bulk alloy effect. © 1996 American Institute of Physics. [S0003-6951(96)01422-2]

Recently, there has been a lot of attention focused on the optical and electronic properties of group IV alloys grown on silicon. The most studied system is the Si$_{1-x}$Ge$_x$ binary alloy but recently the binary Si$_{1-x}$C$_x$, Ge$_{1-x}$C$_x$, the ternary Si$_{1-x-y}$Ge$_x$C$_y$ (Ref. 9) alloys, and quaternary alloys of Si$_{1-x-y-z}$Ge$_x$C$_y$Sn$_z$ (Ref. 10) have received some attention as well. The binary IV-IV alloys have also been studied. The majority of the previous investigations was concerned with the preparation and characterization of amorphous films, but recently there have been a few studies in the growth of crystalline thin films of Si$_{1-x}$Sn and Si$_{1-x-y}$Ge$_y$Sn$_z$ alloys. The amorphous films were prepared by magnetron sputtering, rf sputtering, chemical vapor deposition, dc triode sputtering, Knudsen cell evaporation, and recently pulsed laser deposition, with various degrees of success. The crystalline thin films have been prepared previously by a combination of ion implantation and solid-phase epitaxy (SPE). This method of synthesis, however, was plagued with residual ion damage and the inability to produce sharp interfaces. Recently, high-quality pseudomorphic crystalline thin films of Si$_{1-x}$Sn alloys have been prepared by molecular beam epitaxy (MBE). These previous studies have all indicated that it is very difficult to stabilize Sn in the Si alloy lattice. This is mainly due to the following reasons. There is a large difference in the Si and Sn lattice parameters. Grey tin has a lattice parameter of 6.489 Å and Si a value of 5.431 Å, resulting in a 19.48% lattice mismatch. Grey tin (α-Sn) crystallizes in the diamond structure and at 13.2 °C it transforms into the tetragonal structure of metallic white tin (β-Sn). It is possible to incorporate a large concentration of Sn in a disordered Si:H matrix, but Sn has a very low solid solubility in crystalline silicon (≈5×10$^{19}$ cm$^{-3}$). The incorporation of isoelectronic Sn into silicon would result in the ability to engineer the band gap, which would lead to changes in the optical and electrical properties of the material. According to recent theoretical calculations, Si$_{1-x}$Sn$_x$ alloy would ideally have a band gap between that of silicon and tin, 0.08 and 1.153 eV, which is very important for IR detector applications. Also, the band gap was predicted to be direct for the compositional range of 0.9< x <1 and indirect for all others. Strained layers of Si$_{1-x}$Sn$_x$ alloy semiconductors would find numerous applications in electronic and optoelectronic heterostructures. To our knowledge, the optical luminescence properties of pseudomorphic Si$_{1-x}$Sn$_x$ alloys grown on Si substrates have not been reported in any previous studies.

For the first time, we report in this letter the band-edge photoluminescence of compressively strained Si$_{1-x}$Sn$_x$ alloy grown by molecular beam epitaxy (MBE) on Si(100) substrate. The luminescence at 6 K consisted of a no-phonon (NP), a transverse optic (TO) phonon, and a deep-level broad luminescence peak. The band-edge feature is attributed to a no-phonon free excitonic recombination in the binary alloy and is found to exhibit a near linear power dependence. The band-gap energy variation of the alloy is determined from the position of the NP line. This is found to be in good agreement with the effect of Sn in the bulk band gap but appears to be redshifted due to residual strain.

The details of the solid source MBE growth of the Si$_{1-x}$Sn$_x$ layer are described elsewhere. After an RCA type clean, the (100) silicon wafers were cleaned in situ at over 950 °C to desorb the chemical oxide. A thin 20 nm Si buffer layer was grown initially followed by the growth of the Si$_{1-x}$Sn$_x$ layer. The Si flux was feedback controlled and the Sn flux was controlled through the temperature control of the Knudsen cell. The Si$_{1-x}$Sn$_x$ layer growth temperature was 500 °C and the layer thickness was 150 nm. The growth conditions were optimized to maximize the incorporation of Sn on Si lattice sites. The layer composition was measured by Rutherford backscattering spectrometry (RBS) and con-
the emission of deep has been attributed to localized excitons in a strain field served in SiGe, SiC, and SiGeC layers grown by MBE. Similar deep-level broadband luminescence has been observed.

The excitation was provided by a multi-line cw Argon ion laser (488-514 nm) with pump intensities between 0.3 and 5 W/cm². Data collection and lock-in amplification were controlled by a desktop computer.

PL spectra for the Si₀.₉₆Sn₀.₀₄ sample is presented in Fig. 1. The luminescence consists of a low intensity deep-level luminescence and two band-edge peaks. The most intense peak at 1.055 eV is ascribed to a NP transition, whereas the second peak at 0.9938 eV is redshifted by 61 meV and corresponds to its transverse-optic (TO) Si-Si phonon replica. This redshift is due to the mobility of Sn atoms in the alloy. The observed NP transition is shifted 98 meV below that observed in pure Si. We attribute this redshift to the reduction in the band gap caused by residual strain in the pseudomorphic layer. However, the observed NP transition is also shifted 54.8 meV below an expected 1.1106 eV luminescence position using Vegard's Law for a SiSn alloy composition with 4% Sn. This additional redshift we attribute to the reduction in the band gap caused by residual strain in the pseudomorphic layer. The observed luminescence peak at 1.114 eV is attributed to a Si transverse-optical (TO) phonon transition within the Si substrate. Also, a deep-level broadband luminescence is observed around 770 meV. Similar deep-level broadband luminescence has been observed in SiGe, SiC, and SiGeC layers grown by MBE and has been attributed to localized excitons in a strain field created by Ge platelets, the emission of deep pseudoacceptors, or to carbon-oxygen complexes, respectively. It should also be noted that the samples were measured at various times over an eight-month period, and the luminescence spectra were very consistent.

The temperature dependence of the PL spectra was also measured. Temperature dependence of the PL spectra is shown in Fig. 2 by plotting the luminescence at 6, 15, 30, and 50 K. It was observed that the luminescence persisted past 50 K, but was degraded in intensity. As the temperature was increased the PL intensity decreased and the linewidth broadened in the direction of higher energy. This type of linewidth behavior is the characteristic of Maxwell–Boltzmann distribution. The energy position of the NP line remained constant as the temperature was increased. PL temperature dependence of this nature is the characteristic of free-exciton (FE) recombination. Therefore, we attribute the line labeled NP at 1.055 eV as due to a no-phonon free-exciton recombination. The full width at half maximum of the NP line is 18.04 meV at 6 K, which is rather broad compared to the intrinsic FE thermal linewidth, but this could be attributed to statistical fluctuations in the atomic distributions of the alloy as discussed by Robbins et al.

The laser power dependence of the band-edge luminescence and the deep-level peaks are shown in Fig. 3. The peak labeled NP shows an almost linear increase in intensity with increasing laser power, while the deep-level broadband shows a sublinear dependence. Linear power dependence is a characteristic of a no-phonon free-exciton recombination. The square-root dependence of the deep-level band indicates that a recombination center is involved in the recombination process. This behavior is a characteristic of localized excitons bound to an isoelectronic trap in Si.

In conclusion, we have reported band-edge related pho-
toluminescence from a pseudomorphic Si$_{0.96}$Sn$_{0.04}$ alloy grown by MBE. Two general features have been observed for the first time, a deep-level broadband luminescence and a band-edge luminescence consisting of a NP and TO replica. The band-edge feature increases almost linearly with increasing laser power while the deep-level broadband showed a square-root dependence. The redshift of the energy gap was attributed to the bulk alloy effect and to residual strain.

Energy band offsets of SiGeC heterojunctions

J. Kolodzey a,*, F. Chen b, B.A. Orner a, D. Guerin b, S. Ismat Shah c

a Department of Electrical Engineering, University of Delaware, 140 Evans Hall, Newark, DE 19716, USA
b Department of Physics and Astronomy, University of Delaware, Newark, DE 19716, USA
c Dupont Experimental Station, Wilmington, DE 19898, USA

Abstract

We report on conduction and valence band offsets in thick, relaxed Ge-rich $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ alloys grown by solid source molecular beam epitaxy on (100) Si substrates. X-ray photoemission spectroscopy was used to measure the valence band energies with respect to atomic core levels, and showed that C increased the valence band maximum of SiGeC by +48 meV/%C. The bandgap energies were obtained from optical absorption, and were combined with the valence band offsets to yield the conduction band offsets. For SiGeC/Si heterojunctions, the offsets were typically 0.6 eV for the valence band and 0.38 eV for the conduction band, with a staggered type II alignment. These offsets can provide significant electron and hole confinement for device applications. © 1997 Elsevier Science S.A.

Keywords: Band structure; Heterostructures; Semiconductors; X-ray photoelectron spectroscopy (XPS)

1. Introduction

Alloys of $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ are exciting candidates for the heterojunction devices expected in future integrated circuits. The bandgaps and the energy offsets of the conduction and valence bands at heterointerfaces are important parameters for device design [1,2], but are not well known for the SiGeC system. Electrical measurements performed directly on heterojunctions may be misleading because of interface charges caused by defects and impurities. Although no measurement technique is without difficulties, it is generally acknowledged that X-ray photoelectron spectroscopy (XPS) gives unambiguous results [3–5].

We used XPS to measure the valence bands offsets that would exist in heterojunctions of $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ alloy layers. The energies of the valence band maxima (VBM) were measured with respect to the atomic core levels of Si and Ge. The conduction band offsets were determined by including the bandgap energies obtained from optical transmission measurements. The layers were grown by molecular beam epitaxy (MBE) on (100) Si substrates and were unusual in having Ge-rich compositions with up to 2 at% C. Single, relaxed epitaxial layers exceeding the critical thickness were measured to avoid ambiguities that may occur in pseudomorphic heterojunctions caused by interface defects and the degree of strain.

2. Experimental details

The MBE technique used to grow the $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ alloys was described elsewhere [6,7]. Solid thermal sources were used for the Si and Ge, and the C was sublimated from a resistively heated filament. Substrates were 75 mm diameter (100)-oriented Si wafers 750 μm thick. Substrates were degreased and etched ex-situ followed by an HF dip, and were immediately loaded into the MBE chamber for outgassing for 1 h at 250 °C. The SiGeC alloys were grown at a substrate temperature of 600 °C at a rate of 0.1 μm h−1. Prior to growth, reflection high-energy electron diffraction (RHEED) showed the (2 × 1) reconstructed surface of Si, and after growth indicated flat crystalline layers. Visual inspection showed the layer surfaces were specular and smooth. X-ray diffraction indicated that the layers were single crystalline with (100) orientation.

The XPS system used an SSX-100 spectrometer with Al Kα radiation, as described elsewhere [4]. Pure Si, Ge and C (thin film diamond) samples were used for calibration. The relative intensities of the Si 2p, the Ge 3d, and the C 1s core levels indicated that the compositions agreed with Rutherford backscattering (RBS) measurements using the...
The offsets were determined from the relative differences between the VBM and the Si 2p and the Ge 3d core levels. Atomic core level positions were determined by Gaussian fits to the intensities. Variations in chemical bonding with alloy composition may slightly shift the core levels for different samples. Analysis of Ge$_1$$_2$C$_3$ alloys indicated that the Ge 3d core level energy shifted by at most 900 meV for C fraction $y$ [4]. Therefore, our assumption of fixed core levels may contribute 9 meV/%%C of error. Additional sources of error include composition-dependent wavevector selection rules and interface effects [3].

The optical absorption coefficient and the bandgap energies were determined from optical transmission using Fourier transform infrared spectroscopy (FTIR), as described elsewhere [9]. Alloy measurements were referenced to blank Si substrates, and interference fringes were curve-fitted to determine the onset of fundamental absorption. Absorption coefficients were calculated by matching data to transmittance and reflectance equations.

### 3. Results and discussion

Fig. 1 shows the valence band energy distribution functions, proportional to the valence band density of states (DOS), for a SiGeC alloy and pure Si. The intensity peaks are related to critical points in the valence band DOS. Fig. 2 shows the valence band offset for a SiGeC alloy compared with Si. As a graphical construction, the offset between two compositions was determined from the amount of relative shift in the energy scales needed to align the valence band edges as shown in the inset. The offset energy corresponds to the amount of the shift, determined by comparing core level position. The energy scale is not absolute because it was shifted to align valence bands.

![Fig. 1. Measured XPS intensity versus binding energy showing valence band energy distribution functions of Si$_{0.13}$Ge$_{0.85}$C$_{0.02}$ and of Si. Intensity peaks reflect variations in the valence band structure of the materials.

![Fig. 2. Valence band offset energy between Si$_{0.13}$Ge$_{0.85}$C$_{0.02}$ and illustrating our technique of shifting the binding energy scales to align valence band edges as shown in the inset. The offset energy corresponds to the amount of the shift, determined by comparing core level position. The energy scale is not absolute because it was shifted to align valence bands.

Table 1 summarizes the effects of C on the valence band offsets for SiGeC alloys with similar Si and C contents but slightly different C fractions. To adjust for different Si and Ge compositions between samples, we used the published value of 7.8 meV/%Ge for the valence band offset [3], resulting in a VBM shift of +48 meV/%%Ge for our Ge-rich SiGeC alloys. The error per C percent is estimated to include 4 meV due to uncertainties in the Ge fraction plus 9 meV due to chemical shifts. The offsets reported here were not adjusted for strain because C alloys greatly exceed the critical thickness for dislocation formation, and the residual biaxial strain was measured X-ray diffraction to be less than $2 \times 10^{-3}$.

The measured optical absorption coefficient $\alpha$ is shown in Fig. 3 for a SiGeC alloy having a bandgap of 0.88 eV. For the SiGeC alloys measured here, $\alpha$ varied as the square of photon energy, indicating that the energy gap were indirect in k-space.

![Diagram of energy levels and transitions]

### Table 1

<table>
<thead>
<tr>
<th>Sample</th>
<th>SGC-67</th>
<th>SGC-58</th>
<th>SGC-70</th>
</tr>
</thead>
<tbody>
<tr>
<td>Composition</td>
<td>$Si_{0.13}Ge_{0.85}C_{0.02}$</td>
<td>$Si_{0.11}Ge_{0.88}C_{0.01}$</td>
<td>$Si_{0.16}Ge_{0.83}C_{0.01}$</td>
</tr>
<tr>
<td>Thickness (μm)</td>
<td>0.22</td>
<td>0.18</td>
<td>0.19</td>
</tr>
<tr>
<td>$E_g$ (eV)</td>
<td>0.889</td>
<td>0.866</td>
<td>0.854</td>
</tr>
<tr>
<td>$\Delta E_v$ on Si (eV)</td>
<td>+0.64</td>
<td>+0.62</td>
<td>+0.62</td>
</tr>
<tr>
<td>$\Delta E_v$ on Ge (eV)</td>
<td>0.409</td>
<td>0.366</td>
<td>0.354</td>
</tr>
<tr>
<td>$\Delta E_c$ on Ge (eV)</td>
<td>+0.01</td>
<td>-0.01</td>
<td>0.00</td>
</tr>
<tr>
<td>$\Delta E_c$ on Si (eV)</td>
<td>0.229</td>
<td>+0.186</td>
<td>0.184</td>
</tr>
</tbody>
</table>

C resonance at 4.265 MeV to enhance the C signal [8].
The conduction band offsets in Table 1 were obtained by adding the measured bandgaps to the valence band offsets. Our results show the band alignments to be staggered type II for SiGeC/Si heterostructures, as shown in the flat band diagram of Fig. 4. The valence band offsets for heterostructures of SiGeC alloys on Ge were much smaller than on Si. The valence band offset of pure Ge on Si can be obtained by subtracting the offsets for SiGeC on Ge from that of SiGeC on Si. The result for our samples yields 0.63 eV, which is smaller than the value of 0.78 eV reported for Ge on Si [3]. We ascribe this difference to experimental error, and to possible departures from transitivity [5].

Using XPS, we have measured the valence band energies of thick bulk-like SiGeC alloys. Unlike previous studies, we report on Ge-rich compositions. We found that the addition of C shifts the VBM to higher energies. The conduction and valence band offsets between SiGeC and Si were large enough for significant confinement of both electrons and holes. This would not occur if the offsets were smaller than the thermal energy $kT$. Therefore SiGeC/Si heterojunctions can be useful for controlling both p-type and n-type conduction in device and circuit applications.

Acknowledgements

This work was supported by grants from the AFOSR (F49620-95-1-0135), ARO (DAAH04-95-1-0625), DARPA, and the ONR (N00014-93-1-0393). The authors gratefully acknowledge Drs T. Laursen and J. Mayer for the resonant RBS measurements, and J. Spear for X-ray diffraction measurements. Special thanks to Richard Soref for useful discussions and encouragement.

References

Low Resistance Ohmic Contacts to p-Ge$_{1-x}$C$_x$ on Si

Xiaoping Shao, S. L. Rommel, Student Member, IEEE, B. A. Orner, Paul R. Berger, Member, IEEE, J. Kolodzey, Senior Member, IEEE, and K. M. Unruh

Abstract—We report on ohmic contact measurements of Al, Au, and W metallizations to p-type epitaxial Ge$_{0.9983}$C$_{0.0017}$ grown on (100) Si substrate by molecular beam epitaxy (MBE). Contacts were annealed at various temperatures, and values of specific contact resistance have been achieved which range from 10$^{-5}$ Ω cm$^2$ to as low as 5.6 x 10$^{-6}$ Ω cm$^2$. Theoretical calculations of the contact resistance of metals on Ge$_{1-x}$C$_x$ with small percentages of carbon, based on the thermionic field emission mechanism of conduction, result in good agreement with the experimental data. We conclude that Al and Au are suitable ohmic contacts to p-Ge$_{0.9983}$C$_{0.0017}$ alloys.

I. INTRODUCTION

Investigation of Group IV alloys has been attracting more attention recently [1]. Previous Group IV alloy work has focused on the use of lattice mismatched Si$_{1-x}$Ge$_x$ alloys on Si substrates to enhance device performance [2]. However, the Si$_{1-x}$Ge$_x$Ge ternary alloy exhibits adjustable bandgaps while allowing the lattice constant to be varied from Si to Ge. Consequently, there has been much interest in the Ge$_{1-x}$C$_x$ system, especially at low carbon concentrations [3].

II. EXPERIMENTS

The Ge$_{1-x}$C$_x$ epilayer was grown by solid source MBE in an EPI 620 System [7]. The substrate was (100) oriented n-type Si with a carrier concentration of 10$^{15}$ cm$^{-3}$. The substrate temperature during growth was kept constant at 400 °C. The total thickness of the Ge$_{1-x}$C$_x$ epilayer was measured to be 0.6 μm. The Ge$_{1-x}$C$_x$ epilayer was doped p-type by a concurrent boron flux, using a third effusion cell loaded with pure boron in a pyrolytic graphite crucible. The Ge-rich layer was confirmed to be single crystal by X-ray analysis, but was relaxed as confirmed by transmission electron microscopy (TEM). From Hall effect measurements, the electrically active B concentration was about 3 x 10$^{18}$ cm$^{-3}$, which was almost 100% activation, by comparing to the B concentration from secondary ion mass spectrometry (SIMS) measurements. The carbon concentration was 0.17%, as determined by the growth condition, calibrated from higher C concentrations.

Ohmic contacts to the p-type Ge$_{0.9983}$C$_{0.0017}$ were measured using the standard transmission line method (TLM) [8]. The TLM mesa patterns were fabricated by first defining rectangular GeC regions by photolithography and then etching the unprotected regions down to the Si substrate, using a H$_3$PO$_4$ : H$_2$O$_2$ : H$_2$O (1:6:3) etchant solution [9]. After degreasing, the contact area was defined by standard liftoff technology. Some samples received a brief etch prior to deposition, to remove about 300 Å of material and subsequent surface contamination. Al and Au contacts were evaporated thermally and by electron beam, respectively, while W contacts were magnetron sputtered. Each contact pad in the TLM mesa pattern was defined by standard liftoff technology.

III. RESULTS AND DISCUSSION

Fig. 1 shows a plot of the total resistance $R_T$ measured between metal contacts as a function of the contact spacing between them. Three parameters, sheet resistance ($\rho_s$), contact resistance ($R_c$), and transfer length ($L_T$), were extracted from a least-squares interpolation line of the data. Assuming that the sheet resistance of the Ge$_{1-x}$C$_x$ epilayer outside the contact area ($\rho_{sc}$) is the same as that beneath the contact area ($\rho_{se}$), the total resistance is given by

$$ R_T = \frac{\rho_s d}{Z} + 2R_c \approx \frac{\rho_s d}{Z} + 2\rho_s L_T \frac{Z}{Z} \tag{1} $$

**IEEE ELECTRON DEVICE LETTERS, VOL. 18, NO. 1, JANUARY 1997**

0741-3106/97$\$10.00 © 1997 IEEE
where \( d \) is the contact spacing and \( Z \) is the contact width. The values of specific contact resistance, as shown in Table I, were calculated from these parameters.

Our results demonstrate low resistance ohmic contacts for Al and Au on Ge_{0.9983}C_{0.0017}, with values of specific contact resistance of the order of \( 10^{-5} - 10^{-6} \text{ \( \Omega \cdot \text{cm}^2 \)} \), after suitable annealing. For the 300 °C anneal temperature, the Al contacts were found to be under-annealed, in which the plot of \( R_T \) versus \( d \) was an irregular scatter instead of a straight line. When the annealing temperature was raised to 450 °C or above, strong reactions of both Al and Au with the Ge_{0.9983}C_{0.0017} epilayer occurred, which resulted in a highly irregular morphology with numerous metallic islands.

Optimal anneal temperatures based on resistances for Al and Au occurred within this temperature window, between these two extremes. The lowest contact resistances achieved were \( 6.5 \times 10^{-6} \text{ \( \Omega \cdot \text{cm}^2 \)} \) for Al at a 400 °C annealing temperature and \( 5.6 \times 10^{-6} \text{ \( \Omega \cdot \text{cm}^2 \)} \) for Au at 350 °C.

In spite of its higher contact resistance, tungsten was also explored as a nonalloyed contact and under heat treatment conditions. The W–GeC specific contact resistance was still on the order of \( 10^{-5} \text{ \( \Omega \cdot \text{cm}^2 \)} \), even for an unannealed sample. The W contacts showed excellent adhesion to the Ge_{0.9983}C_{0.0017}, with a smooth surface even after successive temperature steps up to 650 °C. This indicated the low reactivity of W with GeC.

We consider three current transport mechanisms for a metal-semiconductor interface: thermionic emission (TE), thermionic field emission (TFE), and field emission (FE). The conduction of a metal-semiconductor contact is determined by the energy barrier height at the interface \( \Phi_B \), the doping concentration near the semiconductor surface \( N \), the effective mass of the semiconductor majority charge carriers \( m^* \), the dielectric constant of the semiconductor \( \varepsilon_s \), and the temperature \( T \).

Comparisons are given to the Mead rule using the Bardeen approximation [10], Tersoff's metal-induced gap states (MIGS) model [11], Tersoff's model based on a gap center and an adjustable parameter related to the metal electronegativity [12], and Cardona and Christensen's dielectric midpoint energy (DME) model [13].

The Ge_{1-x}C_x alloy is expected to be covalently bonded and therefore have barrier heights independent of the metal work function for metals with weak chemical bonding. This is supported by the similar measured values of the specific contact resistance for Au and Al. Although it is known that barrier heights depend somewhat on the metal through its electronegativity [14], the agreement of contact resistances for Al and Au signifies a lack of dependence of barrier height upon type of metal, indicating that perhaps surface states and defects at the interface dominate.

To determine the conduction mechanism for the Au–GeC and Al–GeC (with small percentage of carbon) systems, we assumed Ge properties for the GeC alloy in the following calculation. This assumption is based on the small percentage of carbon used in this Ge_{1-x}C_x study. For bulk Ge with a doping level of \( 4 \times 10^{18} \text{ \( \text{cm}^{-3} \)} \), \( kT/E_0 \) is 1.6, where

\[
E_0 = \frac{q^2 h}{2} \sqrt{\frac{N}{\varepsilon_s m^*}}
\]

is a characteristic energy. Based on this value of \( E_0 \), we expect the TFE mechanism to dominate, and the specific contact resistance can be calculated by [15], [16]

\[
\rho_c = \frac{k}{qA^* T} \frac{kT}{\sqrt{\pi(\Phi_B + u_F)}E_0} \cosh \frac{E_0}{kT} \sqrt{\coth \frac{E_0}{kT}} \times \exp \left[ \frac{\Phi_B + u_F}{E_0} - \frac{u_F}{kT} \right]
\]

where \( A^* \) is the Richardson constant, \( u_F \) is the difference between the Fermi level and the valence band in semiconductor, and

\[
E_0 = E_{00} \coth \frac{E_{00}}{kT}.
\]

The values of specific contact resistance from the theoretical calculations, by using Mead, both Tersoff, and DME models
for the barrier height, are listed in Table II, and compared with our experimental data. As a comparison, values of specific contact resistance calculated from other workers’ data [17] of barrier heights are also listed. The theoretical values impose a lower limit upon the ohmic contact measurements. Those theoretical values from Mead rule and Tersoff’s effective midgap energy are very consistent with the experimental results obtained, while that from DME model gives a much lower limit.

Due to the high melting point of W, the heat of reaction of W-GeC is relatively large compared to Au or Al. This can be seen from our experiments by the fact that no morphological reaction was observed even after an anneal at 650 °C. It was expected that W could form a Schottky barrier on GeC due to the difference between the W work function and the electron affinity of GeC using small carbon percentages. However, reasonable ohmic contacts were achieved in this system. This is actually expected because the sputtering process which deposited the W metal probably produced defects sites near the semiconductor surface, thereby increasing the interface states density and lowering the barrier height.

IV. CONCLUSION

In conclusion, based on an industry standard of $10^{-6}$ Ω·cm² [18], suitable low resistance ohmic contacts to p-Ge$_{1-x}$C$_x$ epitaxial layers grown on Si substrates using pure metallic contacts have been achieved. The contacts studied used Al, Au, and W metals. The metals Al and Au resulted in the lowest contact resistance of $6.5 \times 10^{-6}$ Ω·cm² and $5.6 \times 10^{-6}$ Ω·cm², respectively. The W metal also achieved reasonable results despite its low reactivity. Analysis implies a thermionic field emission model for the contact resistance.

ACKNOWLEDGMENT

The authors wish to thank M. McCarthy for W sputtering, T. Goodwin for Al deposition, R. G. Wilson for SIMS, and F. Chen for Hall measurements.

REFERENCES

Near band edge photoluminescence from pseudomorphic tensially strained Si$_{0.985}$C$_{0.015}$ alloy

Al-Sameen T. Khan $^{a,*}$, Paul R. Berger $^a$, Fernando J. Guarin $^b$, Subramanian S. Iyer $^c$

$^a$ Department of Electrical Engineering, University of Delaware, Newark, DE 19716, USA
$^b$ IBM Microelectronics Division, 1580 Route 52, Hopewell Junction, New York, NY 12533, USA
$^c$ SiBond L.L.C., Hudson Valley Research Park, 1580 Route 52, Hopewell Junction, New York, NY 12533, USA

Abstract

Band edge related low temperature photoluminescence of a strained Si$_{0.985}$C$_{0.015}$ bulk alloy layer grown by molecular beam epitaxy on a Si (100) substrate has been investigated. The high quality layer was grown to a thickness of 1500 Å and was found to be pseudomorphic and tensially strained. We report two dominant features, a well-resolved band-edge luminescence consisting of a no-phonon and a transverse optical phonon replica, and an intense deep level luminescence peak around 0.778 eV. The band edge feature is attributed to a no-phonon free excitonic recombination in the binary alloy. We also observe a red shift of the energy gap of Si$_{0.985}$C$_{0.015}$ alloy with respect to Si, contrary to what is predicted according to the bulk alloy effect.

Keywords: Alloys; Molecular beam epitaxy; Photoluminescence

1. Introduction

Alloys of group IV elements have been under investigation recently as potential material systems for novel Si-based heterostructure device applications [1]. The Si$_{1-x}$Ge$_x$ material system [2,3] has received the most attention, with lesser efforts directed towards the growth and characterization of Sn-based [4] and C-based alloy layers. Lately, the C-based alloy systems of Ge$_{1-x}$C$_x$ [5,6], Si$_{1-x}$Ge$_x$C$_x$ [7], and Si$_{1-y-z}$Ge$_x$C$_y$Sn$_z$ [8] have been receiving attention, especially Si$_{1-x}$C$_x$ [9,10]. However, in the past few years there has also been a number of investigations into the growth and characterization of Si$_{1-x}$C$_x$ alloy [11,12]. Two growth processes have mainly been used to grow Si$_{1-x}$C$_x$ alloys, chemical vapor deposition (CVD) [9,13], and molecular beam epitaxy (MBE) [14]. These two processes have been used to synthesize crystalline Si$_{1-x}$C$_x$ alloys and heterostructures containing a few percent of carbon. They indicate that only Si$_{1-x}$C$_x$ alloys which contain a few percent of C can be grown pseudomorphically on a Si substrate. This can be directly attributed to the following. Carbon has an extremely low solubility in Si, about 10$^{-4}$ at.% at 1420°C, the melting point of silicon [15]. Additionally, there is a 40% mismatch in the bond lengths of Si and C. The mismatch would result in large local strain around the substitutional carbon atoms. Also, according to the Si–C phase diagram stoichiometric SiC is the only stable compound. Therefore, the substitutional incorporation of carbon above the solid solubility limit requires far from thermodynamic equilibrium growth conditions, such as MBE. The incorporation of isoelectronic carbon into silicon will offer new possibilities, for bandgap engineering, silicon compatible wide bandgap material, and large band offsets.

There have been a few theoretical investigations on the bandgap and electronic structure of Si$_{1-x}$C$_x$ alloys, but these studies come to conflicting conclusions. Soref [16], uses Vegards law and performs an interpolation giving a monotonic variation in the bandgap of Si$_{1-x}$C$_x$ alloys, between the constituent elements. Ab initio calculations were made by some groups [17,18], revealing that for the addition of small carbon concentrations the Si$_{1-x}$C$_x$ bandgap reduces below Si, turns semi-metallic around 10% C, and then finally increases above Si beyond 10% C.

2. Experimental details

The details of the solid source MBE growth of the Si$_{1-x}$C$_x$ layer are described elsewhere [14]. The samples were grown using solid source MBE. Silicon was evaporated using a conventional electron beam evaporator and the carbon co-evaporated using a high purity pyrolytic graphite filament.
housed in a water cooled source assembly. The C flux is controlled using the heating current through the filament. Calibration of the heating current was established using secondary ion mass spectroscopy (SIMS). The substrate temperature was maintained at 500–600°C depending on the carbon concentration of the layer grown. A thin 20 nm Si buffer layer was grown initially followed by the growth of the Si$_{1-x}$C$_x$ layer. By increasing the carbon concentration while growing an epitaxial silicon layer a tensially strained pseudomorphic Si$_{0.985}$C$_{0.015}$ alloy layer was obtained. The Si$_{0.985}$C$_{0.015}$ layer was grown to a thickness of 150 nm, and the growth conditions were optimized to maximize the incorporation of C on Si lattice sites. The layer composition and strain were measured by Rutherford backscattering spectrometry (RBS) and confirmed by X-ray diffraction analysis (XRD). X-Ray analysis confirmed the layer to be pseudomorphic, tensially strained, and the carbon was substitutionally incorporated in the lattice.

Photoluminescence spectra were recorded in standard lock-in configuration, using a dispersive 1 m high-resolution Jarell-Ash (Czerny–Turner) monochromator and detected by a liquid-nitrogen cooled Ge p–i–n photodetector (North Coast EO-817L). The samples were mounted on a cold finger in a temperature variable helium-flow cryostat. The excitation was provided by a multi-line cw argon laser (488–514 nm) focused to a sample area of approximately 2 mm$^2$, with pump intensities between 0.3 and 5 W cm$^{-2}$. Data collection, and lock-in amplification were controlled by a desktop computer.

### 3. Results and discussion

To the best of our knowledge, we know of only two other reports of PL from Si$_{1-x}$C$_x$ alloys. Boucaud et al. [9] reported PL from a Si$_{1-x}$C$_x$ bulk alloy layer grown by RTCVD which consisted of a deep level luminescence and was attributed to defects. Recently, Brunner et al. [19] reported near band-edge luminescence from pseudomorphic Si$_{1-x}$C$_x$/Si multiple quantum well structures. Our PL measurements of bulk Si$_{1-x}$C$_x$ reveal both band edge luminescence and deep level luminescence. Low temperature PL spectra at 5 K for the Si$_{0.985}$C$_{0.015}$ bulk alloy sample is presented in Fig. 1. The luminescence consists of an intense deep-level luminescence and two edge peaks. The most intense peak at 1.0599 eV is ascribed to a no-phonon (NP) transition whereas the second peak at 1.0019 eV is redshifted by about 58 meV and corresponds to its transverse optic (TO) Si–Si phonon replica. The NP transition is shifted 93 meV below that observed in pure Si [20], and is additionally shifted about 159 meV below an expected 1.2182 eV luminescence position using Vegard's Law for a Si$_{1-x}$C$_x$ alloy composition with 1.5% C. We attribute this red shift to both the lattice distortion within the alloy due to highly localized strain around the carbon atoms, and residual strain between the pseudomorphic alloy layer and the substrate. The lowering of the bandgap due to the pseudomorphic strain energy in the layer is not enough to explain the large red shift alone. The observed luminescence peak at 1.1089 eV is attributed to a Si TO phonon transition within the Si substrate. Also, an intense deep-level broad band luminescence is observed around 0.7776 eV. Similar deep-level broad band luminescence has been observed in Si$_{1-x}$Ge$_x$ [21], Si$_{1-x}$Ge$_x$C$_y$ [7], Si$_{1-x}$C$_x$ [9], and Ge$_{1-x}$C$_x$ [23] layers grown by MBE, and were attributed to localized excitons in a strain field created by Ge platelets [21], the emission of deep pseudo-acceptors [22], or to carbon–oxygen complexes [9,23], respectively.

Temperature dependence of the PL spectra was also measured. The luminescence of the deep level peak persisted up to 250 K but was degraded in intensity, while the luminescence of the high-energy PL peaks persisted up to room temperature. As the temperature was increased, the PL intensity decreased, the peak position shifted linearly to higher energy, and the linewidth broadened in the direction of higher energy. This type of linewidth behavior is characteristic of the Maxwell–Boltzman distribution. The laser power dependence of the band-edge luminescence at 5 K show a linear increase in PL intensity with increasing excitation. Linear power dependence is a characteristic of a no-phonon free-exciton recombination. The deep-level band exhibited an almost linear increase in intensity with increasing laser power at low excitation levels, but as the power was increased to higher excitation levels, the luminescence saturates and a sublinear almost square-root dependence is observed. This is indicative that a recombination center may be involved in the recombination process, and similar deep-level luminescence have previously been attributed to carbon–oxygen complexes [9,23].

### 4. Conclusions

In conclusion, we have reported low temperature photoluminescence of a pseudomorphic tensially strained...
Si$_{0.985}$Ge$_{0.015}$ alloy layer grown by solid source MBE. Two general features have been observed, a deep-level broad band luminescence and a band-edge luminescence consisting of a NP and TO replica. Temperature dependent PL analysis of the band-edge feature indicated an exponential temperature dependence, characteristic of free excitonic recombination. The band-edge feature exhibited a linear power dependence with increasing laser excitation. The high-energy PL peaks persisted up to room temperature while the deep level peak persisted up to about 250 K but was severely degraded in intensity. The red-shift of the energy gap was attributed to lattice distortion within the alloy and residual strain between the alloy layer and the substrate.

References

Si$_{1-x-y}$Ge$_x$C$_y$ alloy band structures by linear combination of atomic orbitals

B. A. Orner$^a$ and J. Kolodzey

Department of Electrical Engineering, University of Delaware, Newark, Delaware 19716

(Received 24 October 1996; accepted for publication 7 February 1997)

We have applied a virtual crystal approximation to the linear combination of atomic orbitals method to calculate critical point energies of unstrained Si$_{1-x-y}$Ge$_x$C$_y$ alloys spanning the composition parameter space. Additionally, we have calculated the band structure across the Brillouin zone for a series of alloy compositions. We found the band energies had significant bowing departures from linearity throughout the system. In some cases, the energy band gap was not monotonically dependent on composition. Our theoretical results are compared with recent experimental results, and good agreement was found overall. © 1997 American Institute of Physics.

[I. INTRODUCTION]

The Si$_{1-x-y}$Ge$_x$C$_y$ alloy system is being investigated for use in group IV heterostructure devices. At certain compositions, the system is lattice matched to Si, and could potentially be lattice matched to 3C-SiC. It could further be useful in lattice mismatched devices fabricated on Ge or diamond substrates, for example, or as a virtual substrate for other materials.

Usually, the ultimate motivation to explore new materials is to exploit a property of an alloy band structure that is not attainable using pure elements, such as band offsets in a lattice matched heterostructure, or an intrinsic property of the band structure such as lighter carrier effective mass. The band structure of group IV alloys, however, is largely unknown.

Because alloys containing C are metastable, they cannot be produced by simple high temperature mixing. Several groups have recently produced crystalline random alloys with under 5% C using techniques such as molecular beam epitaxy or chemical vapor deposition. Even for these C lean binary and ternary alloys, experimental band gap data are sparse. As the alloy materials are difficult to produce and analyze, a comprehensive experimental study across the whole composition range has not yet been completed.

For this reason, theoretical predictions of alloy band structure are useful first steps toward device design. Theoretical studies of the band structure of this alloy system have focused on Si$_{1-x}$Ge$_x$, Si$_{1-x}$C$_x$, and Si$_{1-y}$Ge$_y$Ge$_y$ binary alloys, though a few ternary alloys have been studied. Linear interpolation of critical points using the elemental values as endpoints yields a straightforward description of the band gap of any particular composition. First principle calculations of Si$_{1-x}$Ge$_x$, Si$_{1-y}$C$_y$, and Si$_{1-y}$Ge$_y$Ge$_y$ alloys have been incongruent with such a linear interpolation, predicting decreases in the band gap as C content is increased, and semimetallic materials at some particular composition. These methods predicted the magnitude of this decrease to be between -20 and -100 meV/\% C.

The first principles nature of these calculations is appealing, and the intriguing results have increased interest in the band structure of these alloys. These previous calculations, however, performed by the plane wave techniques, and linear muffin tin orbital (LMTO) methods, do have some drawbacks.

For example, previous calculations employed a supercell approach in which individual Si, Ge, and C atoms in appropriate proportions were located on diamond lattice sites to simulate the random alloy. The alloy composition is thus limited to discrete points in composition parameter space. The composition interval spacing is limited by the number of atoms in the supercell (in the referenced work, interval spacing was usually 12.5\%). Our approach employs a virtual crystal approximation (VCA) within the linear combination of atomic orbitals (LCAO) method. This permits band structure calculations for alloys of arbitrary composition. A similar approach has been applied to Si$_{1-x}$Ge$_x$ alloys but to our knowledge has not been applied to group IV semiconductor alloys containing C. As a future research subject, empirical pseudo-potential band structure calculations could be performed by a similar interpolation of parameters.

Furthermore, due to the fairly formidable calculations, only a few compositions were reported, primarily Si rich Si$_{1-y}$C$_y$. The LCAO calculations employed herein were accomplished for 1250 compositions.

Finally, the calculations generally (except for the GW results) fail to accurately predict experimental band gap energies at the elemental end points, and are therefore questionable for conclusions on alloy properties. They are most useful in predicting trends in the band gap as composition is varied. To obtain absolute values for the band gap energies, an ad hoc correction factor must be included. If this correction factor is linearly interpolated to obtain alloy corrections, departures from linearity could give unexpected results. Due to the semiempirical nature of the LCAO method, the band structure at the elemental endpoints agree well with experimental values, and no correction factors were required.

[II. THEORETICAL APPROACH]

Our approach, like all methods, involves some assumptions and limitations. The VCA technique we employ does not account for localized strain effects resulting from a dis-
empirical Slater-Koster (SK) parameters. We have per-
formed our calculations by this traditional orthogonal LCAO
method, but have also repeated some calculations using a
non-orthogonal LCAO method.

Similarly, the VCA does not account for band broaden-
ing due to alloy disorder. This broadening can reduce the
effective band gap energy and other transition energies.
Techniques such as the coherent potential approximation
(CPA)\textsuperscript{17-19} do account for alloy disorder. The role of alloy
disorder in Si\textsubscript{1-x-y}Ge\textsubscript{x}C\textsubscript{y} alloys has not been established. In
the Si\textsubscript{1-x-y}Ge\textsubscript{y} system, CPA studies\textsuperscript{18,19} have found that dis-
order reduced the band gap energy by at most 7 meV, thus
the CPA band gap energy differed only slightly from the
VCA band gap energy. These studies did find larger band
broadening further from the band edge, however, and cau-
tioned that the extent of broadening could differ for other
alloy systems. The VCA results presented here provide an
initial point of information on the band structure of a wide
range of Si\textsubscript{1-x-y}Ge\textsubscript{x} alloys. Comparison of these VCA
results with future CPA studies will be of value in studies of
alloy disorder band broadening in Si\textsubscript{1-x-y}Ge\textsubscript{x} alloys.

Therefore, we feel there is merit in exploring the band
structure of this alloy system by several methods, and the
approach taken herein is intended to complement previous
work. This will allow for comparison between the results of a
wide variety of different techniques. We do not claim the
approach we employ is superior, but rather that, in light of
sparse and inconsistent experimental data, many alternative
theoretical and experimental approaches should be explored.

The LCAO formalism employed here is a modified
version\textsuperscript{20} of the classic work of Slater and Koster.\textsuperscript{21} We use
a three-center, third nearest-neighbor Hamiltonian. Traditi-
onally, an orthogonal hybridized atomic orbital basis is as-
sumed, with any non-orthogonality being absorbed by the
empirical Slater-Koster (SK) parameters. We have per-
formed our calculations by this traditional orthogonal LCAO
method, but have also repeated some calculations using a
non-orthogonal LCAO method.\textsuperscript{22} For this, we formulated a
separate overlap matrix with a separate set of empirical pa-
rameters to account for non-orthogonality. The Schroedinger
equation in the non-orthogonal case is solved by
\[ |S^{-1/2}HS^{-1/2} - E| = 0, \]  
where \( H \) is an 8\times8 Hamiltonian parameter matrix, \( S \) is an
8\times8 overlap matrix, and \( E \) is the set of eigenvalues which
solve the Schroedinger equation. In the orthogonal LCAO
formulation, \( S \) is taken as the identity matrix. We focus ini-
tially and primarily on the results from the orthogonal
method, due to the smaller parameter set involved. Limited
results from the non-orthogonal method are also presented.

The Hamiltonian matrix elements for the diamond structure,
including third nearest neighbors\textsuperscript{20,21} are listed in Table I.

Ten percent empirical parameters were required for the or-
thogonal formulation, and 38 parameters were required for
the non-orthogonal formulation. For the elemental end points
we used those of Papaconstantopoulos,\textsuperscript{20} which were ob-
tained by curve fitting to pseudo-potential band structures.

Careful consideration must be given to the size of the
empirical parameter set. A large parameter set permits excel-
ent agreement between the band structure calculations and
experimental results for the elemental end points. However,
with larger parameter sets, it becomes difficult to obtain
physically meaningful values for the SK parameters through
curve fitting. This limits the confidence in the interpolated
values to some extent—presumably any decrease in accuracy
would be most pronounced for alloys in which no single
element is the dominant component. We feel this fact is miti-
gated by the improved accuracy at and near the end points,
and have thus employed larger parameter sets. Normally, ac-
curacy is rapidly lost if fewer than 20 parameters are em-
ployed. By using a 10\times10 matrix, Vogl \textit{et al.}\textsuperscript{23} have reduced
the number of parameters to eight and have achieved good
results, though the formulation we have employed still gives
an improved representation of the band structure as evi-
denced by the superior experimental agreement of energies at
the critical points.

The alloy SK parameters were obtained by interpolation,
using the elemental SK parameters as end points. The on-site
SK parameters were linearly interpolated with composition.
The parameters for the first, second, and third nearest neigh-
bors (for \( S \) as well as \( H \)) were interpolated in accordance with
Harrison's \( d^{-2} \) rule:\textsuperscript{23,24}
\[ E_{\text{alloy}} = \left( \sum_{i=\text{Si,Ge,C}} d_{i} x_{i} \right)^{-2} \sum_{i=\text{Si,Ge,C}} (d_{i})^{2} x_{i} E_{i}, \]  
where \( E_{\text{alloy}} \) and \( E_{i} \) are a particular empirical SK parameter
for the alloy and elemental end points, respectively, and \( d_{i} \) is
the appropriate \( n \)th nearest neighbor distance in crystalline
Si, Ge, or C. Finally, \( x_{i} \) is the atomic fraction of each alloy
component. The first term represents the \( n \)th nearest neigh-
bor distance in the alloy. Here we have assumed Vegard's
law is followed for these alloys, and have obtained the neigh-
bor distances by linear interpolation.

After obtaining the set of SK parameters for an alloy, the
eigenvalues were found by diagonalizing and solving Eq. (1)
for a given wave vector \( \mathbf{k} \). To study the composition depen-
dence of the critical points, the eigenvalues were obtained at
the \( \Gamma \) and \( L \) symmetry points, and for 15 values of \( k \) on the
\( \Delta \) axis between \( 1.2 \pi/\alpha \times (0.7)[001] \) and \( 1.2 \pi/\alpha \times (0.95)[001] \n
\( \Delta \) axis between \( 2 \pi/\alpha \times (0.7)[001] \) and \( 2 \pi/\alpha \times (0.95)[001] \)

\( \Delta \) axis between \( (2 \pi/\alpha \times (0.7)[001] \) and \( (2 \pi/\alpha \times (0.95)[001] \)

III. RESULTS AND DISCUSSION

Using the orthogonal method, the composition depen-
dence of the \( \Gamma, \Delta, \) and \( L \) conduction band minima for each
of the unstrained binary systems is indicated in Figs. 1–3.
Nonlinear behavior was observed for all three binary sys-
tems, but was not pronounced for the Si\textsubscript{1-x-y}Ge\textsubscript{y} system, for
which we have compared the theoretical band gap to the
TABLE I. Matrix elements for the $H$ and $S$ matrices. The $H$ and $S$ matrix elements have the same form and differ only by their empirical constants. On-site, first, second, and third nearest neighbors of the diamond lattice structure are included. Matrix elements $H$ are described by a set of orbitals (s, x, or y) and numbers indicating the atomic site on the two-atom diamond basis. Wave vector $k$ is expressed in units of $\pi/a$, where $a$ is the alloy lattice constant. Each empirical parameter $E$ is designated by two letters indicating the two hybridized atomic orbitals {Vt\H\y$^2$} and a number indicating the distance and direction (where distinct) between the atomic centers. Here $sx$ indicates an $s$ orbital and any $p$ orbital (x, y, or z) $xx$ indicates two $p$ orbitals of equal magnetic quantum numbers, and $xy$ indicates two $p$ orbitals with differing magnetic quantum numbers.

\[
H_{111} = H_{222} = E_{xy}(000) + 4E_{xy}(220)[\cos(k_x)\cos(k_y) + \cos(k_x)\cos(k_z)]
+ \cos(k_x)\cos(k_z)].
\]

\[
H_{111} = H_{222} = E_{xy}(000) + 4E_{xy}(220)[\cos(k_x)\cos(k_y) + \cos(k_x)\cos(k_z)]
+ 4E_{xy}(022)\cos(k_x)\cos(k_z).\]

\[
H_{111}^* = H_{222}^* = 4E_{xy}(111)\cos(k_x/2)\cos(k_y/2)\cos(k_z/2)
+ 4E_{xy}(311)\cos(k_x/2)\cos(k_y/2)\cos(k_z/2)
- 4E_{xy}(111)\sin(k_x/2)\sin(k_y/2)\sin(k_z/2)
- 4E_{xy}(311)\sin(k_x/2)\sin(k_y/2)\sin(k_z/2).
\]

\[
H_{111}^* = -H_{222}^* = -4E_{xy}(022)\sin(k_y)\sin(k_z)
+ 4E_{xy}(022)[\sin(k_y)\cos(k_z) + \sin(k_z)\cos(k_y)].
\]

\[
H_{111}^* = -H_{222}^* = 4E_{xy}(111)\cos(k_x/2)\sin(k_y/2)\sin(k_z/2)
- 4E_{xy}(311)\cos(k_x/2)\sin(k_y/2)\sin(k_z/2)
- 4E_{xy}(111)\sin(k_x/2)\cos(k_y/2)\cos(k_z/2)
- 4E_{xy}(311)\sin(k_x/2)\cos(k_y/2)\cos(k_z/2).
\]

\[
H_{111} = H_{222} = E_{xy}(000) + 4E_{xy}(220)[\cos(k_x)\cos(k_y) + \cos(k_x)\cos(k_z)]
+ \cos(k_x)\cos(k_z)].
\]

\[
H_{111} = H_{222} = E_{xy}(000) + 4E_{xy}(220)[\cos(k_x)\cos(k_y) + \cos(k_x)\cos(k_z)]
+ 4E_{xy}(022)\cos(k_x)\cos(k_z).\]

\[
H_{111}^* = H_{222}^* = 4E_{xy}(111)\sin(k_x/2)\sin(k_y/2)\cos(k_z/2)
+ 4E_{xy}(311)\sin(k_x/2)\sin(k_y/2)\cos(k_z/2)
- 4E_{xy}(111)\cos(k_x/2)\cos(k_y/2)\sin(k_z/2)
- 4E_{xy}(311)\cos(k_x/2)\cos(k_y/2)\sin(k_z/2).
\]

\[
H_{111}^* = -H_{222}^* = -4E_{xy}(022)\sin(k_y)\sin(k_z)
+ 4E_{xy}(022)[\sin(k_y)\cos(k_z) + \sin(k_z)\cos(k_y)].
\]

\[
H_{111}^* = -H_{222}^* = 4E_{xy}(111)\sin(k_x/2)\sin(k_y/2)\cos(k_z/2)
- 4E_{xy}(311)\sin(k_x/2)\sin(k_y/2)\cos(k_z/2)
- 4E_{xy}(111)\cos(k_x/2)\cos(k_y/2)\sin(k_z/2)
- 4E_{xy}(311)\cos(k_x/2)\cos(k_y/2)\sin(k_z/2).
\]
FIG. 1. Composition dependence of $\text{Si}_{1-x}\text{Ge}_x$ alloy critical points as calculated by the orthogonal LCAO method. The dependence is predominantly linear. The $\Delta$-L crossover occurs at $x=0.96$. The nonlinearity in the $\Gamma$ critical point arises from a crossover to an eigensolution of differing symmetry near $x=0.4$.

FIG. 2. Composition dependence of $\text{Si}_{1-x}\text{C}_x$ alloy critical points as calculated by the orthogonal LCAO method. The relation is nonlinear for all three critical points. A $\Delta$ minimum is indicated throughout this alloy system.

FIG. 3. Composition dependence of $\text{Ge}_{1-x}\text{C}_x$ alloy critical points as calculated by the orthogonal LCAO method. Significant nonlinearities are evident. Crossover from a $L$ to $\Delta$ minimum is indicated for $x=0.05$.

FIG. 4. Composition dependence of the $\text{Si}_{1-x}\text{Ge}_x$ band gap energy. Experimental data (see Ref. 36) is indicated by the solid line. The dashed line indicates the results of our orthogonal LCAO calculations, and the dotted line indicates the results of our nonorthogonal LCAO calculations.

FIG. 5 gives the band gap-composition dependence for a range of unstrained $\text{Si}_{1-x}\text{Ge}_x\text{C}_y$ alloys ($y<0.10$), which may be compared with experimental results. If measurements were obtained from relaxed alloys, a direct comparison may be made. However, in many cases, measurements were performed on thin strained alloys grown on Si substrates. In these cases, a deformation potential must be applied to remove the effects of strain on the band structure. Because the deformation potentials for these alloys are unknown, such approaches have relied on the assumption that the deformation potentials are similar to those of Si or $\text{Si}_{1-x}\text{Ge}_x$.

Our results are compared with theoretical and experimental results of other workers in Table II. For our orthogonal LCAO calculations a dependence of 16.7 meV/% C for $\Delta$ minima and 29.6 meV/% C for $L$ minima was predicted. Overall, a large disparity exists between the results of various workers. Some of these differences could be attributed to composition and temperature differences as well as unexpected strain behavior, but inconsistencies exist even after...
do not obtain agreement, however, with photoluminescence. We calculate the change in the band gap due to strain effects. By accounting for this, the band gap energy may be modified through strain, perhaps with greater flexibility than the Si$_x$Ge$_y$C$_z$ system. Considering these factors, our LCAO results for both $\Delta$ and $L$ minima agree well with experimental absorption results for ternary alloys, though a somewhat higher value of 63 meV/% C was experimentally found for Ge$_{1-y}$C$_y$ alloys. We do not obtain agreement, however, with photoluminescence (PL) and multiple quantum well (MQW) PL results for Si rich alloys, most of which indicate a variation of -7 to -19 meV/% C. Perhaps the values assumed for the deformation potential incorrectly predict the strain-free behavior. Alternatively, localized strain and alloy disorder effects, which we have not considered, could account for this decrease.

Our LCAO results for the $E_1$ critical point energy are in excellent agreement with spectroscopic ellipsometry results for Si$_{1-y}$C$_y$. The $E_1$ critical point energy is associated with direct transitions near the L point. Spectroscopic ellipsometry indicates a 43 meV/% C composition dependence after strain effects are considered, and our calculations predict a 40 meV/% C composition dependence. Finally, we predict a band gap energy of 2.053 eV for Si$_{0.5}C_{0.5}$, which agrees fairly well with the observed 3C-SiC band gap of 2.25 eV. By comparison, the first principles calculations predict a band gap of at most 1.3 eV.

By assuming Vegard's law holds for the lattice constant, and therefore alloys with a Ge:C ratio of 8:1 are lattice matched to Si, we plot the predicted band gap of the Si lattice matched Si$_{1-x-y}$Ge$_x$C$_y$ alloys in Fig. 6. We find little variation in the band gap among these alloys, however, Si$_{1-x-y}$Ge$_x$C$_y$/Si band offsets may still exist. Additionally, the band gap may be modified through strain, perhaps with greater flexibility than the Si$_{1-x-y}$Ge$_x$ system.

Fig. 7 is a band gap contour plot for the Si$_{1-x-y}$Ge$_x$C$_y$ system, giving the minimum band gaps versus composition. The uneven contour spacing indicates nonlinearities. Soref et al. have also found a sublinear increase in the band gap with increasing C for C lean alloys and a rapid band gap.

### TABLE II. C concentration dependence of the unstrained alloy band gap energy $E_g$. The upper section of the table shows the results of theoretical calculations; the lower section lists experimental results. The data for the Ge$_{1-y}$C$_y$ system assumed fully relaxed alloys. The remaining experimental data were collected on strained thin films with various C contents. The authors of these articles have estimated the deformation potentials and calculated the change in the band gap due to strain effects. By accounting for this, the band gap energy dependence on C due to alloying was computed, and is summarized here.

<table>
<thead>
<tr>
<th>$\Delta E_g$ (meV/% C)</th>
<th>Si$_{1-x-y}$Ge$_x$C$_y$ Composition</th>
<th>Technique</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>$x &gt; 0.96$</td>
<td>Orthogonal LCAO</td>
<td>Current study</td>
</tr>
<tr>
<td>17</td>
<td>$x &lt; 0.96, y &lt; 0.10$</td>
<td>Orthogonal LCAO</td>
<td>Current study</td>
</tr>
<tr>
<td>44</td>
<td>$x = 0$</td>
<td>Linear interpolation</td>
<td>$d$</td>
</tr>
<tr>
<td>128</td>
<td>$x &gt; 0.96, y = 1-x$</td>
<td>Linear interpolation</td>
<td>$d$</td>
</tr>
<tr>
<td>48</td>
<td>$x &lt; 0.96, y = 1-x$</td>
<td>Linear interpolation</td>
<td>$d$</td>
</tr>
<tr>
<td>-83</td>
<td>$x = 0, y \leq 0.13$</td>
<td>$ab$ initio pseudo potential</td>
<td>$e$</td>
</tr>
<tr>
<td>-100</td>
<td>$x = 0, y \leq 0.13$</td>
<td>GW</td>
<td>$f$</td>
</tr>
<tr>
<td>-30</td>
<td>$x = 0, y \leq 0.13$</td>
<td>LMTO</td>
<td>$c$</td>
</tr>
<tr>
<td>-20</td>
<td>$x = 0.125, y \leq 0.13$</td>
<td>LMTO</td>
<td>$c$</td>
</tr>
<tr>
<td>-63</td>
<td>$x = 1-y, y \leq 0.03$</td>
<td>Absorption</td>
<td>$g$</td>
</tr>
<tr>
<td>45</td>
<td>$x = 0.88, y \leq 0.01$</td>
<td>Absorption</td>
<td>$h$</td>
</tr>
<tr>
<td>14</td>
<td>$x = 0.08, y \leq 0.01$</td>
<td>Absorption</td>
<td>$i$</td>
</tr>
<tr>
<td>-19</td>
<td>$x = 0.24, y \leq 0.01$</td>
<td>PL</td>
<td>$a$</td>
</tr>
<tr>
<td>-7</td>
<td>$x = 0.15, y \leq 0.009$</td>
<td>MQW PL</td>
<td>$j$</td>
</tr>
<tr>
<td>-19</td>
<td>$x = 0, y \leq 0.016$</td>
<td>MQW PL</td>
<td>$b$</td>
</tr>
<tr>
<td>67</td>
<td>$x = 0, y \leq 0.014$</td>
<td>PL</td>
<td>$k$</td>
</tr>
</tbody>
</table>

*References 7.  
References 8.  
References 10.  
References 12. 
References 13.  
References 14.  
References 15.  
References 16.  
References 17.
increase for C rich alloys in a plot obtained by combining LMTO theoretical results for Si rich alloys with experimental results for Ge rich alloys. Because the LMTO results were included, he did find a band gap decrease as C content increased for some Si rich alloys.

The non-orthogonal calculations produced more pronounced nonlinearities. For the Ge rich Si$_{1-x}$Ge$_x$C alloys and Ge$_1$-C alloys (Fig. 8) a decrease in the band gap with increasing C is predicted for some alloys with Δ minimums. Si$_{1-x}$C alloys (Fig. 9) show a decrease only in the L minimum, which is never the conduction band minimum for this system, and thus the band gap of the Si$_{1-x}$C system is indicated by this calculation to be monotonically increasing. Similarly the theoretical Si$_{0.5}$C$_{0.5}$ band gap energy of 1.608 eV does not agree as well as the orthogonal method. As shown in Fig. 4, the bowing departure that is observed experimentally for the Si$_{1-x}$Ge$_x$ system is overestimated, indicating a non-monotonic band gap variation that is not experimentally observed.

As expected from the increased number of parameters, the nonorthogonal method produced superior results at the end points but appear to deviate at the midpoints of the interpolation. We consider the orthogonal method to be a better representation of the physical alloy band structure due to its improved match to the experimental band gaps in the Si$_{1-x}$Ge$_x$ system, and to 3C-SiC. The nonorthogonal method may ultimately provide a superior description of the alloy band structure if an improved parameter set could be found. In principle, experimental results for critical point energies of alloys could be included in the fitting algorithm used to determine the parameter set, and the non-orthogonal LCAO results could then be used to interpolate the band structure.
components were Ge and C in an 8:1 ratio. The valence band structure is calculated by the orthogonal LCAO method. Alloys consisted of 90% Si (solid lines), 50% Si (dashed lines), and 10% Si (dotted lines). The remaining alloy components were Ge and C in an 8:1 ratio. The valence band structure is virtually unchanged. The conduction bands have a similar structure throughout, with the most noticeable changes being a lowering with decreasing Si in energy of the minimums at L and Γ, and a change in symmetry of the conduction band minimum at Γ.

for other wave vectors and other alloys. Presently, experimental data is sparse for alloys containing C.

Complete band structures were calculated for selected alloys using the orthogonal LCAO method. Fig. 10 gives the band structure of a series of lattice matched Si₁₋ₓ₋ₓ Geₓ Cₓ alloys. Figs. 10–13 give the band structure of several C lean binary and ternary alloys, illustrating changes due to the addition of C. Fig. 14 shows the band structure of a 3C-SiC lattice matched (by Vegard’s law) Ge₁₋ₓ Cₓ alloy. The resulting band structures vary gradually with composition. In general, alloys with one dominant element had a band structure characteristic of that element. A Δ minimum is expected for most alloys, except those with at least 95% Ge. None of the alloys was predicted to have a direct band gap for any composition.

IV. CONCLUSION

In conclusion, we have calculated the band structure for the Si₁₋ₓ₋ₓ Geₓ Cₓ alloy system by the empirical LCAO method. An indirect Δ minimum was indicated for most alloys, and the critical point energies were found to have a

FIG. 10. Band structure of Si₁₋ₓ₋ₓGeₓ Cₓ alloys lattice matched to Si calculated by the orthogonal LCAO method. Alloys consisted of 90% Si (solid lines), 50% Si (dashed lines), and 10% Si (dotted lines). The remaining alloy components were Ge and C in an 8:1 ratio. The valence band structure is virtually unchanged. The conduction bands have a similar structure throughout, with the most noticeable changes being a lowering with decreasing Si in energy of the minimums at L and Γ, and a change in symmetry of the conduction band minimum at Γ.

FIG. 11. Band structure of Si (solid lines), and Si₀.₉₆C₀.₁₀ (dashed lines) as calculated by the orthogonal LCAO method. There are no significant changes in the band structure expected other than an increase in the band gap energy with C.

FIG. 12. Band structure of Si₀.₇₀Ge₀.₃₀ (solid lines) and Si₀.₆₃Ge₀.₃₇C₀.₁₀ (dashed lines) as calculated by the orthogonal LCAO method.

FIG. 13. Band structure of Ge (solid lines) and Ge₀.₉₀C₀.₁₀ (dashed lines) as calculated by the orthogonal LCAO method.
monotonic but non-linear composition dependence. Our goal was to show results of this band structure approach for comparison with other published calculations.

ACKNOWLEDGMENTS

The authors are grateful to Dr. M. Berding, Dr. P. Christie, and Dr. R. Soref for useful discussions and review of this manuscript. This work was supported by ONR Grant No. N00014-93-1-0393 and DARPA Contract No. F49620-96-C-0006.

Electrical Properties of Si$_{1-x-y}$Ge$_x$C$_y$ and Ge$_{1-y}$C$_y$ Alloys


*Electrical Engineering Department, 140 Evans Hall, University of Delaware, Newark, DE 19716
*Lake Shore Cryotronics, Inc., 64 East Walnut Street, Westerville, OH 43081-2399
*Hughes Research Lab, 3011 Malibu Canyon Road, Malibu, CA 90265

The effects of carbon on the structural and electrical properties of Si$_{1-x-y}$Ge$_x$C$_y$ and Ge$_{1-y}$C$_y$ alloys grown by the molecular beam epitaxy have been examined by Hall effect measurements, current-voltage measurements, x-ray diffraction, and atomic force microscopy. Hall effect measurements showed that the addition of carbon increased the hole mobility in GeC compared to pure Ge, we attributed this increase to improved crystalline quality and reduced surface roughness. Current-voltage characteristics of SiGeC/Si and GeC/Si heterojunction diodes showed that with increasing carbon, the reverse leakage current decreased and the forward turn-on voltage increased, attributed to the increase in bandgap energy and reduction of intrinsic carrier concentration $n_e$.

Key words: Carbon, electrical properties, Ge$_{1-y}$C$_y$, germanium, group IV alloys, Hall mobility, I-V characteristics, molecular beam epitaxy (MBE), Si$_{1-x-y}$Ge$_x$C$_y$.

INTRODUCTION

Recently, the growth and characterization of the Group IV elements (C, Si, Ge) have been attracting attention for use in heterojunction (HJ) devices compatible with Si technology. Although the equilibrium solubility of C in Si and Ge is low, Si$_{1-x-y}$Ge$_x$C$_y$ and Ge$_{1-y}$C$_y$ alloys can be synthesized at relatively low growth temperatures by non-equilibrium growth methods such as molecular beam epitaxy (MBE). The addition of C to SiGe and Ge affects the lattice constants, strain compensation, carrier transport, bandgap energy, and the energy band offsets. Although the structure and optical properties of Si$_{1-x-y}$Ge$_x$C$_y$ and Ge$_{1-y}$C$_y$ alloys have been reported, the electrical properties are not yet well understood.

This paper focuses on the electrical properties of p-type Ge-rich SiGeC and GeC alloys grown on n-type Si substrates. Hall effect measurements have been used to study the effects of carbon on the charge transport, and current-voltage (I-V) characteristics of SiGeC/Si and GeC/Si HJ diodes have been used to study the reverse leakage current and forward turn-on voltage.

EXPERIMENTS

The SiGeC and GeC epilayer were grown by molecular beam epitaxy in an EPI620 system as described elsewhere. The Si was evaporated from a solid thermal source using a pyrolytic graphite crucible. The Ge was evaporated from a solid thermal source using a pyrolytic boron nitride crucible. The C beam was produced by sublimation from a pyrolytic graphite filament. Elemental boron was evaporated from a high temperature effusion cell with a graphite crucible inserted into a tungsten jacket. N-type Si (100) substrates were prepared by degreasing, etching, and an HF dip. Growth occurred at substrate temperatures between 400 and 550°C. The lattice constants of our epilayers perpendicular to the surface $a$, were determined from the symmetrical (004) reflection by x-ray diffractometry using 0-2θ-scan.
Table I. Measured Properties of SiGeC and GeC Alloys Including Compositions and Thickness

<table>
<thead>
<tr>
<th>Composition</th>
<th>X-Ray Lattice Constant (Å)</th>
<th>Thickness (µm)</th>
<th>SIMS B Concentration (cm⁻²)</th>
<th>X-Ray Composition</th>
<th>XPS Composition</th>
</tr>
</thead>
<tbody>
<tr>
<td>SGC83 Ge</td>
<td>5.66356</td>
<td>0.59</td>
<td>3 x 10¹⁸</td>
<td>C:0%</td>
<td>Si:7%; C:2%; Ge:91%</td>
</tr>
<tr>
<td>SGC80 GeC</td>
<td>5.66258</td>
<td>0.56</td>
<td>3 x 10¹⁸</td>
<td>C:0.27%</td>
<td></td>
</tr>
<tr>
<td>SGC84 GeC</td>
<td>5.66239</td>
<td>0.59</td>
<td>5 x 10¹⁸</td>
<td>C:0.33%</td>
<td></td>
</tr>
<tr>
<td>SGC73 SiGeC</td>
<td>5.64992</td>
<td>0.18</td>
<td>1 x 10¹⁸</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: The composition has been deduced from linear extrapolations between the lattice constant in GeC and Ge, calibrated from higher C concentrations measured by resonant RBS. The composition results are consistent with growth conditions.

RESULTS AND DISCUSSIONS

Carbon Effect on Hole Mobility

As shown in Table I, SIMS results show that the B concentration increases slightly with C content for a constant B flux, possibly due to an increased B sticking coefficient caused by the C during growth. The SiGeC alloy has a higher B doping concentration corresponding to the higher B incorporation rate than either the Ge or the GeC alloys. We conclude that both Si and C increase the B incorporation compared to pure Ge. Figure 1 shows the hole concentration vs temperature measured by Hall effect. The Ge and GeC samples have hole concentration less than the SIMS B concentration. This observation could be due to low B activation or to calibration errors in the SIMS.

Figure 2a shows the temperature and concentration dependence of Hall mobility in Ge-rich alloys with identical B flux. For the Ge and GeC samples, the hole mobility increased with increasing C. Since the B acceptor concentration is the same or higher with increasing C content, it is unlikely that reduced impurity scattering can explain the increase of mobility with C. Since the samples are of the same thickness, the increase of μ with C fraction appears to be intrinsic. The maximum mobility for these three samples was at temperature T = 160K. The dependence of Hall mobility on hole concentration is plotted in Fig. 2b. The sample with the higher C concentration had higher mobility. For the B doped pure Ge layer, the hole mobility is close to the value for bulk Ge.

We speculate that the aperiodic atomic potentials of substitutional carbon in Ge may increase the scattering rates, and reducing the carrier mobility. On the other hand, however, there are several possibilities for C to increase the mobility. These include the improvement in crystalline quality, the reduction of intrinsic impurity scattering can explain the increase of mobility with C. Since the samples are of the same thickness, the increase of μ with C fraction appears to be intrinsic. The maximum mobility for these three samples was at temperature T = 160K. The dependence of Hall mobility on hole concentration is plotted in Fig. 2b. The sample with the higher C concentration had higher mobility. For the B doped pure Ge layer, the hole mobility is close to the value for bulk Ge.

We speculate that the aperiodic atomic potentials of substitutional carbon in Ge may increase the scattering rates, and reducing the carrier mobility. On the other hand, however, there are several possibilities for C to increase the mobility. These include the improvement in crystalline quality, the reduction of effective mass for carriers, and the reduction of surface roughness scattering.

From the x-ray diffraction measurements, the full width at half maximum (FWHM) of the diffraction angle θ for the (004) diffraction line was used as an indication of crystalline quality. The values of FWHM for our samples are reported in Table II. TEM studies show that our epilayers are dislocated primarily by stacking faults and twins. For the Ge and GeC samples, adding C to Ge improved the crystalline quality by...
Electrical Properties of Si$_{1-x}$Ge$_x$C$_y$ and Ge$_{1-x}$C$_y$ Alloys

Reducing the FWHM. One possible reason for this improvement is that the strain is reduced by the C.$^9$ The improvement of the crystalline quality correlates well to the observed increase in mobility.$^{10}$

The surface roughness was determined by atomic force microscopy (AFM) surface scanning. Figure 3 shows the two AFM images for pure Ge and GeC samples. As we see from Fig. 3, C greatly smoothed out the surface roughness. Perhaps this was resulted by partial strain compensation and defect formation suppression. Such roughness can be modeled to act as a spatial variation of the position of the band discontinuity at the surface.$^{11}$ The mobility could be limited by surface roughness scattering.$^{12}$ The value of average surface roughness for some of our samples are listed in Table II.

For the particular case of our SiGeC alloy, the problem of decreasing crystalline quality and increasing surface roughness observed by adding Si to GeC is attributed to our thermal Si source which uses a graphite crucible. It may be that some C is co-evaporated with the Si. Due to our system limitation, our SGC73 (SiGeC) has the largest FWHM, the highest surface roughness, the biggest compositional difference, and the smallest mobility.

Influence of Carbon on I-V Characteristics of SiGeC/Si and GeC/Si Heterojunction Diodes

A major drawback of binary SiGe/Si for high performance electronic devices is the relatively large lattice mismatch between Si and Ge (-4%). If the layer thickness exceeds a critical value, mismatch leads to strain-relieving misfit dislocations which may introduce states in the bandgap due to their strain fields and dangling bonds. Dislocations can introduce generation-recombination centers which can increase reverse leakage current$^{13}$ and decrease breakdown voltage.

C affects the electrical and structural properties of GeC and SiGeC,$^{14}$ and may affect the diode I-V characteristics. Possible mechanisms for C to affect device electrical properties include the bandgap, band offsets,$^{15}$ and the suppression of B diffusion.$^{16}$ The possible effects of C on structural properties include the mismatch between the hetero-interface, the crystalline quality, and localized tensile sites that act as pinning centers to block the propagation of dislocations.$^6$

Experimentally, most HJs have the following general formulations for the current density$^{17}$

$$J = J_0 \exp(-\Delta E/kT)[\exp(qV/\eta kT)-1]$$

where $J_0$ is the saturation reverse current, $\eta$ is the ideality factor, and $\Delta E$ is a measured activation energy.

![Figure 2](attachment:image2.png)

Fig. 2. (a) Temperature dependence of Hall mobility for four Ge-rich crystal alloys in the temperature range between 10 and 250K. The hole mobility increased with increasing C for GeC alloys. SiGeC alloy had the lowest mobility. The maximum mobility for these four alloys occurred near $T = 160K$. (b) Hole concentration dependence of Hall mobility at $T = 77K$ for the same alloys. The sample with the highest C concentration consistently has the highest mobility.

<table>
<thead>
<tr>
<th>Alloy</th>
<th>FWHM (°)</th>
<th>Mean Surface Roughness (nm)</th>
<th>Activation Energy from I-V (eV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Si$<em>{0.97}$Ge$</em>{0.03}$C$_{0.02}$</td>
<td>0.497</td>
<td>15.21</td>
<td>0.38</td>
</tr>
<tr>
<td>Ge</td>
<td>0.310</td>
<td>0.473</td>
<td>0.40</td>
</tr>
<tr>
<td>Ge$<em>{0.973}$C$</em>{0.027}$</td>
<td>0.290</td>
<td>0.347</td>
<td>0.51</td>
</tr>
<tr>
<td>Ge$<em>{0.907}$C$</em>{0.093}$</td>
<td>0.139</td>
<td>0.308</td>
<td>0.62</td>
</tr>
</tbody>
</table>

Note: Mean surface roughness measured by AFM. By increasing the C in the Ge, the FWHM decreased, the mean roughness decreased, and the crystalline quality was improved. Activation energy for the zero bias extrapolation of the InJ vs V curves was obtained from an Arrhenius plot for different temperature. The forward saturation current density $J_0$ exhibits an exponential dependence on temperature implying thermally activated behavior. For GeC, adding carbon increases the activation energy.
Appendix 27

Chen, Tröger, Roe, Dashell, Jonczyk, Holmes, Wilson, and Kolodzey

Fig. 3. Surface roughness image measured by AFM. Adding C smoothed out the surface roughness due to partial strain compensation and defect formation suppression.

Fig. 4. The reverse leakage current of four Ge-rich crystal alloys. The device area was $2.2 \times 10^{-3}$ cm$^2$ for all devices. Leakage current decreased with increasing C.

Fig. 5. Forward I-V characteristics for four Ge-rich crystal alloys. Device area was $2.2 \times 10^{-3}$ cm$^2$. C increased the turn-on voltage by the amount of 0.3V/°C.

Therefore, depletion layer contributions, such as generation current, are the same for all diodes and cannot explain the observed differences with composition. The SiGeC sample exhibits the smallest reverse leakage current, however, it has the poorest crystalline quality and the largest surface roughness. Thus, the origin of the reverse leakage current difference cannot be attributed to the crystal quality as given by the x-ray full width at half maximum (FWHM). Instead, the observed changes in reverse current are possibly related to differences in $n$, which depends on bandgap and to interface effects such as heterointerface defects. Figure 5 shows the forward I-V curves for these four samples. C increases the forward turn-on voltage. High turn-on voltages usually correspond to larger bandgaps, suggesting that adding C to Ge will increase the bandgap.

In order to understand the mechanism for the I-V characteristic with adding C, we have performed the optical absorption Fourier transform infrared (FTIR) measurements to find the bandgap for some samples. The FTIR results are plotted in Fig. 6, showing a blue shift of the absorption edge of Ge-rich alloys with...
increasing C, consistent with our electrical measurements. It may be that C decreases the bandgap of Si-rich alloys. The difference of the bandgap may be the dominate reason for the decreasing reverse leakage current with C. Higher bandgaps might produce smaller leakage current and higher forward turn-on voltage. We also note that the activation values increase with increasing bandgap for GeC samples, but not for the SiGeC sample which has the smallest activation but largest bandgap. The differences in activation between GeC and the SiGeC alloys are possibly related to the difference of the conduction band offsets between heterojunction with composition. We observed that C incorporation into SiGe and Ge yield better I-V characteristics with smaller leakage current and higher turn-on voltage.

CONCLUSIONS

In this paper, the electrical properties of SiGeC and GeC alloys have been examined. Adding C to Ge increased the carrier mobility for thin epilayer. C in SiGe and Ge can decrease the average lattice constant and the strain, affect the crystalline quality, influence the surface roughness, and change the bandgap and band offsets. This resulted in a better I-V characteristics with smaller leakage current and higher turn-on voltage. Our electrical study indicated that by careful control of the growth conditions and C percentages, high-quality devices can be fabricated. SiGeC and GeC alloys may open up an exciting new region for HJ devices with Si technology compatible applications.

ACKNOWLEDGMENT

The authors gratefully acknowledge Mr. D. Guerin and Dr. S. Ismat Shah for XPS measurements, and Mr. A. Khan and Dr. P. Berger for wet chemical etching, and to Dr. M. Barreau for the AFM. This work was supported by grants from AFOSR (F49620-95-1-0135), ARO (DAAH04-95-10625), DARPA (F49620-96-C-0006), and the ONR (N00014-93-1-0393).

REFERENCES

Ge$_{1-x}$C$_x$/Si Heterojunction Photodiodes

Xiaoping Shao, S. L. Rommel, B. A. Orner, H. Feng, M. Dashiell, J. Kolodzey, and Paul R. Berger
Department of Electrical Engineering
University of Delaware
140 Evans Hall, Newark, DE 19716

ABSTRACT

We report on the fabrication and characterization of a photodiode made from a heterojunction of epitaxial p-type Ge$_{1-x}$C$_x$ on an n-type Si substrate. Epitaxial Ge$_{1-x}$C$_x$ layers with carbon percentages of 0.2, 0.8, 1.4, and 2% were grown on (100) Si substrates by solid source molecular beam epitaxy. The p-GeC/n-Si junction exhibits diode rectification with low reverse saturation current ($< 89$ pA/$\mu$m$^2$ at -1 volt) and high reverse breakdown voltage in excess of -40 volts. Despite the large number of dislocations and defects at the heterojunction, photoresponsivity was observed from the p-Ge$_{1-x}$C$_x$/n-Si diodes using laser excitation at a wavelength of 1.3 $\mu$m. External quantum efficiency was measured between 1.2 and 2.3%.

Keywords: Group IV alloys, germanium carbon, heterojunction, photodiode, photoresponsivity

1. INTRODUCTION

SiGeC/Si heterostructures offer potential applications for Si-based electronic as well as optoelectronic integrated circuits in the wavelength region of 1.3 $\mu$m suitable for fiber-optic communications. In the past decade, most investigations have focused upon SiGe alloys on Si substrates. In order to obtain efficient photoresponse in the 1.3 $\mu$m wavelength region, the Ge concentration should be greater than 50%. However, due to the 4% lattice mismatch between Si and Ge, the critical thickness for a strained pseudomorphic SiGe epilayer with this composition is limited to less than 100 $\AA$. Therefore, there is a serious constraint in design of SiGe heterojunction devices. Incorporation of C into the SiGe system should reduce the compressive strain between the SiGe epilayer and the Si substrate below, and therefore makes it possible to control the strain within the ternary alloy SiGeC system about the lattice matching condition for Si substrates while allowing adjustable bandgaps. According to Vegard’s law, lattice matching to Si can be achieved, by use of a Ge to C ratio of 8.2 to 1, and simultaneously this can be diluted with zero to 100% Si. Our research has concentrated on GeC alloys. There is considerable difficulty in obtaining large fractions of C in Ge due its low solubility of $10^8$ atoms/cm$^3$ at the melting point of Ge. GeC is thermodynamically unstable in solid state form, decomposing into its segregated components, under zero pressure. But, non-equilibrium growth techniques, such as molecular beam epitaxy (MBE) or chemical vapor deposition (CVD), have been successful in synthesizing Ge$_{1-x}$C$_x$ alloys with small percentages of carbon, under 3% by MBE and 5% by CVD. Research on the Ge$_{1-x}$C$_x$ system has centered mostly upon investigation of material properties. Our investigations have begun to explore processing issues and now device performance, using these new Group IV alloys. In this paper, we report on the fabrication and characterization of a p-Ge$_{1-x}$C$_x$/n-Si heterojunction photodiode grown by MBE with 0.2 - 2% C. Our results demonstrate rectification and photoresponsivity for this p-GeC/n-Si photodiode.
2. EXPERIMENTS

The normal-incidence heterojunction p-n diodes were fabricated from Ge$_{1-x}$C$_x$ epilayers grown on a (100) n-Si wafer by MBE in an EPI 620 system. Details of the Ge$_{1-x}$C$_x$ growth are described elsewhere. The carrier concentration of the n-Si substrate is $10^{14} - 10^{15}$ cm$^{-3}$. The substrate temperature during growth was kept at 400°C. This temperature produces layer-by-layer growth of GeC to avoid growth front roughness, which can be created at elevated temperatures. At higher temperatures, growth takes place by a Stranski-Krastanov growth mode, resulting in an island morphology. Also, this growth temperature minimizes outdiffusion of the B dopant into the Si substrate. The Ge$_{1-x}$C$_x$ epilayers were in situ doped p-type by a concurrent boron flux, using an effusion cell loaded with pure boron in a pyrolytic graphite crucible. The carbon concentrations were determined by the growth condition, calibrated by C-resonant RBS studies of other higher C concentration samples.

Our first p-n diode was fabricated from a p-Ge$_{0.998}$C$_{0.002}$ epilayer on a n-Si substrate. The epilayer was a relaxed single crystal with a high density of defects, including misfit and threading dislocations, as expected for epilayers greatly exceeding the critical thickness. This was confirmed by transmission electron microscopy (TEM) in cross-sectional views. The epilayer is continuous and uniform with a flat growth front and the interface between the GeC epilayer and Si substrate is abrupt. The TEM cross-section specimen was prepared by mechanical thinning followed by Ar ion milling at 4 kV. The thickness of the epilayer is 0.6 μm, also measured from a TEM cross-sectional sample. From Hall effect measurements, the electrically active B concentration was about $4 \times 10^{18}$ cm$^{-3}$ for this epilayer. Additionally, three more Ge$_{1-x}$C$_x$ epilayers with carbon concentrations of 0.8%, 1.4%, and 2%, were grown, each with a thickness of 0.86 μm and B concentration of $4.4 \times 10^{18}$ cm$^{-3}$, as determined from the growth conditions.

A schematic of the device is shown in Fig. 1. Circular GeC mesas were formed by first defining circular regions on the GeC epilayer by photolithography and then etching the uncovered parts of the epilayer down to the Si substrate, using a H$_3$PO$_4$:H$_2$O$_2$:H$_2$O etchant solution. The diameter of the mesas were 106 μm for the Ge$_{0.998}$C$_{0.002}$ p-n diode, and 97 μm for the Ge$_{0.992}$C$_{0.008}$, Ge$_{0.986}$C$_{0.014}$, and Ge$_{0.98}$C$_{0.02}$ p-n diodes. Next, a second photolithography step defined the contact window, using standard liftoff technology to form ohmic contacts on top of the GeC mesas. The contact for the Ge$_{0.998}$C$_{0.002}$ diode was a solid circle with diameter of 88 μm, while for the other three diodes the contacts were rings with inner diameter of 54 μm and outer diameter of 94 μm. Au (for Ge$_{0.998}$C$_{0.002}$ diode) and Ti/Au bilayer (for all other diodes) contacts were deposited by electron beam evaporation on the front surface. The backside ohmic contact on the Si substrate was also formed by e-beam evaporation of Ti/Au on the entire backside of the substrate. The samples then underwent heat treatments in a forming gas (15% H$_2$-N$_2$) ambient. The Ge$_{0.998}$C$_{0.002}$ sample was annealed at 350°C for 3 minutes in an annealing furnace, while Ge$_{0.992}$C$_{0.008}$, Ge$_{0.986}$C$_{0.014}$, and Ge$_{0.98}$C$_{0.02}$ samples were annealed at 300°C for 30 seconds in a Heatpulse 610 rapid thermal annealing (RTA) furnace. Adjacent to the diodes were transmission line method (TLM) test structures for measuring the ohmic contact resistance between the top surface metalization and the Ge$_{1-x}$C$_x$ epilayer. The metal contacts were determined to be ohmic with a contact resistance of only $5.6 \times 10^{-6}$ Ω·cm$^2$ for Au$^{10}$ and under $2 \times 10^{-6}$ Ω·cm$^2$ for Ti/Au.

3. RESULTS AND DISCUSSION

The I-V characteristics of the p-GeC/n-Si diode were measured and are shown in Fig. 2, 3, and Fig. 4. The GeC/Si structures exhibit diode rectification. Ohmic behavior of Au/p-GeC and Ti-Au/p-GeC
was confirmed by contact measurements of Au/p-GeC and Ti-Au/p-GeC, as discussed above. The Ti-Au/n-Si substrate junction is also expected to be ohmic in nature, since the contact area is over the full surface. This results in a very low current density which even if Schottky-like would simulate an ohmic contact through defect-related tunneling on the unpolished substrate backside. In addition, a p-GeC/n-Si diode contacted in series to a n-Si/Ti-Au Schottky diode would behave as two back-to-back diodes. The measured I-V characteristics do not support this supposition. Therefore, diode rectification is believed to be solely influenced by the p-n GeC/Si heterojunction.

The I-V curves, shown in Fig. 2, and 3, exhibit a low turn-on voltage of only 0.15 ~ 0.2 V for all the p-n GeC/Si heterojunctions regardless of carbon composition. At low bias, the measured ideality factor for the Ge_{0.998}C_{0.002} diode is about 1.29. A noticeable feature in the forward I-V characteristics of Fig. 2 is a slight s-shape, or kink, under small forward bias. The serpentine I-V curve suggests that some tunneling current is taking place but which is superimposed upon a much larger forward biased diffusion current. Indeed, TEM analysis reveals that the interface between the Ge_{0.998}C_{0.002} epilayer and Si substrate is abrupt with visible strain contrast and a large quantity of defects and dislocations which may lead to a defect related tunneling current component. The reverse breakdown voltage for the Ge_{0.998}C_{0.002} device, shown in Fig. 2, is in excess of -40 volts. The reverse saturation current for this device is 1.2 nA/\mu m^2 at -30 volts, and falls to 89 pA/\mu m^2 at -1 volt.

The three later diodes with improved geometry design, Ge_{0.992}C_{0.008}, Ge_{0.986}C_{0.014}, and Ge_{0.98}C_{0.02}, exhibit improved I-V characteristics. The ideality factor for these three devices is about 1.08, 1.07, and 1.05, respectively. The reverse breakdown voltage of these three devices is in excess of -60 volts, and
some reach -80 volts, irrespective of the C concentration varying from 0.8% to 2%. The measured reverse saturation currents at -20 volts and -1 volts are in the range of 34 - 74 pA/μm² and 10 - 14 pA/μm², respectively. Again, no obvious dependence on the C concentration was observed within this variation of C concentration. The small leakage current is comparable to a reported leakage current density of 70 pA/μm² for a SiGeC p-i-n photodetector. The higher breakdown voltage and lower reverse saturation current of the three later diodes could also be due to an improved quality of the three later GeC epilayers which were grown at a slower growth rate than the first GeC layer.

Photoresponsivity was observed for all the GeC/Si heterojunction diodes using laser excitation at a wavelength of 1.3 μm, which is below the Si bandgap (λ = 1.1 μm). For the Ge₀.₉₉₈C₀.₀₀₂ diode, the laser spot was focused between the periphery of the mesa and the upper metal contact. A photocurrent of 0.45 μA was measured under an incident light power of 31 μW for this diode, as shown in Fig. 5, which corresponds to a responsivity of 1.45 × 10⁻² A/W and an external quantum efficiency (EQE) of 1.4%. The ring-shaped upper metal contacts for the other three annular devices facilitated easier focusing of the laser beam within the inner circular window of the contact. Larger photocurrents were measured in these three samples and are also shown in Fig. 5 and Fig. 6. The photocurrents of the Ge₀.₉₉₂C₀.₀₀₈, Ge₀.₉₈₆C₀.₀₁₄ and Ge₀.₉₈C₀.₀₂ diodes under applied reverse bias of 10 volts were 4.2, 3.7 and 2.5 μA respectively, corresponding to external quantum efficiencies (EQE) of 2.3%, 2%, and 1.2%, respectively, when the total incident light power of 177 μW was used in the calculation (Fig. 7). If the fact that a fraction of the light falls outside of the active area is considered, the EQE's could be greater than 2.8, 2.5, and 1.5%, respectively, assuming a 2D Gaussian distribution for the light intensity. Although the difference between the quantum efficiencies of the Ge₀.₉₉₂C₀.₀₀₈ and Ge₀.₉₈₆C₀.₀₁₄ diodes is not obvious, considering experimental errors, a large drop in quantum efficiency was observed for the Ge₀.₉₈C₀.₀₂ diode, which has the largest carbon concentration in
Figure 3: The I-V characteristics of the p-Ge$_{0.992}C_{0.008}$/n-Si diode.

In conclusion, p-n diodes made from a heterojunction of epitaxial p-type Ge$_{1-x}C_x$ with carbon percentages of 0.2, 0.8, 1.4, and 2% on an n-type Si substrate were demonstrated. The I-V curve of the p-GeC/n-Si diodes indicates low reverse saturation current (10 pA/µm$^2$ at -1 volt) and high reverse breakdown voltage in excess of -40 and some up to -80 volts. Despite the large number of dislocations and defects at the heterojunction, photoresponses with measured EQE of 1.2 - 2.3 % from the Ge$_{1-x}C_x$ epilayer were observed by 1.3 µm laser excitation. It is possible that there is some non-linear dependence of EQE on carbon concentration.

5. ACKNOWLEDGMENTS.

The authors wish to thank F. Chen for Hall measurements. This work was supported by DARPA (Sponsored Research Agreement with Texas Instruments, Inc. under Grant No. SRA-3312665) and the National Science Foundation (ECS-9624160).
Figure 4: The measured I-V characteristics of p-Ge$_{1-x}$C$_x$/n-Si diodes with 0.8, 1.4, and 2.0% carbon.

Figure 5: The measured photoresponsivity for the p-Ge$_{1-x}$C$_x$/n-Si diodes with 0.2, 0.8, 1.4, and 2% carbon.
Figure 6: The measured dark current and photocurrent under 177 μW of incident 1.3 μm laser illumination for the p-Ge$_{0.992}$C$_{0.008}$/n-Si photodiode.

Figure 7: The measured external quantum efficiency for the p-Ge$_{1-x}$C$_x$/n-Si photodiodes and compared to a SiGeC p-i-n diode [Appl. Phys. Lett., vol. 69, 2330 (1996)].
6. REFERENCES


Optical constants of B and P doped Ge$_{1-y}$C$_y$ alloys on Si substrates

B. A. Orner, F. Chen, D. Hits, M. W. Dashiell, and J. Kolodzey

Department of Electrical Engineering
University of Delaware, Newark, DE 19716

ABSTRACT

Ge$_{1-y}$C$_y$ alloys are meta-stable and challenging to produce due to the large disparity between the atomic sizes of Ge and C. However, this same disparity results in an alloy system that potentially spans a wide range of bandgaps, refraction indices, and lattice constants. As such, it has potential as a Si lattice matched material for use in Si based waveguides, detectors, modulators, and other devices. The performance of these devices, however, depends on the refractive indices, which are not well known in these alloys. We present the results of comprehensive measurements of refractive index, energy bandgap, and free carrier absorption versus doping level. In situ B and P doped 550 nm Ge$_{1-y}$C$_y$ alloy films were grown on Si (100) substrates by molecular beam epitaxy. The infrared optical transmission spectra were measured at room temperature. The indices of refraction were obtained from the amplitude of the interference fringes at sub-bandgap photon energies. Hall effect measurements were employed to measure the carrier concentrations. The refractive index of our Ge$_{1-y}$C$_y$ alloys was nominally 4.01, and decreased with increasing B and P concentration.

Keywords: absorption, refraction, epitaxy, group IV alloys

1 INTRODUCTION

Binary and ternary alloys of Si, Ge, and C are being investigated for use in heterostructure optical, electrical, and electro-optical devices. These alloys may be epitaxially grown on Si and Ge substrates, and some compositions may be lattice matched to Si. Alloys containing C are meta-stable but may be produced by non-equilibrium epitaxial growth techniques such as molecular beam epitaxy (MBE), chemical vapor deposition (CVD), and solid phase epitaxy (SPE).

Currently, little is known about the optical properties of group IV alloys containing C. The alloys are expected to be indirect band gap materials at all compositions, and the band gap energy is likely to vary non-linearly with composition, though further study is necessary.

Many heterostructure optical and electro-optical devices based on these materials have been proposed, including photodiodes, modulators, waveguides, self electro-optic effect devices, Bragg reflectors, and emitters. The ability to dope the alloys to control the electrical and optical properties is crucial for many devices. Yet doping is problematic in many new materials, and few papers have addressed doping in group IV alloys containing C.
2 EPITAXIAL GROWTH

In this paper we demonstrate through refractive index changes and Hall effect measurements the p-type and n-type doping of Ge$_{1-y}$C$_y$ alloys epitaxially grown by MBE on Si substrates. The substrates were (100) oriented, single side polished substrates with resistivities of 1 to 10 Ω-cm. For p-type B doped layers, the substrates were n-type, and for n-type P doped layers, the substrates were p-type.

The films were in situ doped with B and P from solid source effusion cells. For p-type doping, B was evaporated in a pyrolytic graphite (PG) crucible at 1450 to 1650 °C. Phosphorus doping for n-type layers was accomplished by evaporation of GaP in a pyrolytic boron nitride (PBN) crucible at 600 to 750 °C. Phosphorus is preferentially evaporated at these temperatures, and a PBN gettering aperture in the molecular beam above the crucible further reduces Ga. Zone refined solid Ge in a PBN crucible was used as the Ge source, and a PG filament served as the C source. The films were approximately 0.6 microns thick as measured by a mechanical stylus. The C content was estimated from the growth conditions to be 0.12 %. Reciprocal lattice rods were observed by reflection high energy electron diffraction (RHEED) after growth, suggesting crystalline films. The alloys were well above the critical thickness for Ge rich alloys on Si, and were thus assumed to be relaxed.

3 ANALYSIS

3.1 Carrier concentration

During Hall effect measurements, the p-n junction formed by the substrate and the thin film was reverse biased to electrically isolate the epitaxial film from the substrate. Room temperature Hall effect measurements were then performed to provide the carrier concentration in the alloy films. The carrier concentration correlated well with the dopant cell temperatures. For B doping, the hole concentrations were $6.7 \times 10^{17}$ (sample number SGC-81), $1.7 \times 10^{18}$ (SGC-80), and $1.0 \times 10^{19}$ (SGC-82). For P doping, the electron concentrations were $1.4 \times 10^{18}$ (SGC-157), $2.3 \times 10^{18}$ (SGC-158), and $1.2 \times 10^{19}$ (SGC-159).

3.2 Optical Transmission

The transmission through the samples in the near infrared region was measured at room temperature by a Fourier transform infrared spectrometer (FTIR). The transmission spectra had three principal components: substrate absorption, alloy film absorption, and interference fringes resulting from multiple reflections at the air/film and film/substrate interface. In the region of interest for the present study (energies at or below the alloy band gap energy), the substrate absorption was minimal and removable. The interference fringes were analyzed to obtain the refractive index of the alloy, and the alloy film absorption was examined to determine the alloy band gap energy.

Below the substrate band gap energy (1100 meV) the absorption was small and constant. The absorption in this region was removed from the spectra by ratioing the sample spectra to a substrate reference. Above the substrate band gap energy substrate absorption prevented transmission measurements.

The transmission spectra was given by:

$$T = \frac{(t_1t_2)^2e^{-ad}}{1 + (r_1r_2)^2e^{-2ad} + 2r_1r_2e^{-ad}\cos(2\phi - \pi)}$$

where $r_1$, $t_1$, $r_2$, and $t_2$ are the Fresnel reflection and transmission coefficients of the alloy/air and alloy/substrate interfaces.
Appendix 29

interfaces, and \( d \) is the alloy layer thickness. \( C \), a factor to correct for experimental optical losses, was near unity. In this case the Fresnel coefficients are:

\[
\begin{align*}
    r_1 &= \frac{1 - n}{1 + n}, \\
    r_2 &= \frac{n - n_{sb}}{n + n_{sb}}, \\
    t_1 &= \frac{2}{1 + n}, \\
    t_2 &= \frac{2n}{1 + n_{sb}},
\end{align*}
\]

and

\[
\phi = 2\pi nd(1/\lambda) + \psi.
\]

In the above equations, \( n \) and \( n_{sb} \) are the refractive indices of the Ge\(_{1-y}\)C\(_y\) layer and the substrate respectively, \( d \) is the alloy layer thickness, and \( \lambda \) is the vacuum wavelength of the incident photons. A phase correction factor \( \psi \) was also included to obtain an improved curve fit.

### 3.3 Refractive index

Below the alloy band gap, the alloy absorption was assumed to be negligible, and Eq. 1 reduced to:

\[
T = \frac{(t_1t_2)^2}{1 + (r_1r_2)^2 + 2r_1r_2 \cos(2\phi - \pi)}.
\]

The spectra thus consisted of interference fringes, the amplitude of which was determined by the refractive indices of the substrate and the alloy. This provided a sensitive measure of the index of refraction of the alloy films. The index of refraction was assumed constant with respect to energy below the band gap of each material, and the refractive index of the substrate was assumed to be 3.45. Curve fitting was employed to fit Eq. 7 to the spectra in the region between 500 and 710 meV (Fig. 1). Adjustable fitting parameters included \( n \), \( d \), \( C \), and \( \psi \).

The relation between the carrier concentration and the refractive index obtained from the curve fit is shown in Fig. 2. The refractive index decreased with decreasing carrier concentration. The reduction in the refractive index is related to the increased carrier concentration by:

\[
n = n_0 - \frac{Nq^2}{2n_0\epsilon_0m^*\omega^2},
\]

where \( n_0 \) is the refractive index of intrinsic material, \( N \) is the extrinsic carrier concentration, \( m^* \) is the conductivity effective mass, \( \omega \) is the incident photon frequency, \( \epsilon_0 \) is the electric permittivity, and \( q \) is the magnitude of the electron charge.

We fixed \( \omega \) at the value for 650 meV photons (9.86 \times 10^{14} \text{ rad/s}) and fit Eq. 8 to our refractive index data. The respective values for holes in Ge are \( n_0 = 4.0 \) and \( m^* = 0.23n_0 \). Our results for the intrinsic refractive index are similar to Ge, as expected. Our results suggest that in this composition range Ge\(_{1-y}\)C\(_y\) alloys have a lower effective hole mass than Ge, which is consistent with the increased mobility we have observed in these alloys. The fit for the P doped samples indicated \( n_0 = 4.04 \) but had too much residual error to determine \( m^* \).

### 3.4 Fundamental absorption

We obtained \( \alpha \) from \( T \) by solving Eq. 1. This removed the interference fringes from the spectra, resulting in absorption coefficient spectra (Figs. 3-4). The fundamental absorption edge was observed to shift with doping.
Figure 1: Optical transmission (solid line) of a 550 nm Ge$_{0.9988}$C$_{0.0012}$ B doped thin film on a Si (100) substrate. The interference fringes resulted from multiple reflections within the alloy film. We determined the index of refraction and layer thickness by curve fitting (dashed line) to these fringes.
Figure 2: Refractive index versus experimental hole concentration (squares) and experimental electron concentration (triangles) for Ge$_{0.9988}$C$_{0.0012}$ alloys. The refractive index was determined from curve fitting to thin film interference fringes, and the carrier concentration was determined from Hall effect measurements. Theoretical fits to the data are illustrated for holes (solid line) and electrons (dashed line).
level. Increased doping often causes a decrease in the effective band gap energy (bandgap narrowing) due to the addition of shallow donor or acceptor impurity states at the edges of the band gap. Doping can also cause an increase in the effective optical band gap (Burstein shift) if dopant levels are sufficient to move the Fermi level out of the band gap. In this case, states near the edge of the conduction band of an n-type material are occupied by electrons, and similarly states near the edge of the valence band of a p-type material are occupied by holes.

We observed a blue-shift in the fundamental absorption edge of the B doped samples (Fig. 3) as the carrier concentration increased. For the P doped samples (Fig. 4), we observed a red-shift in the fundamental absorption edge as the carrier concentration increased. Although we are not yet sure of the mechanism for the different directions of shift with doping, we speculate that the density-of-states effective mass of the holes may be lower than that of the electrons. That may lead to Burstein shifts dominating for holes and to bandgap narrowing dominating for electrons.

The Macfarlane-Roberts expression for fundamental absorption in an indirect semiconductor may be fit to
Figure 4: Measured fundamental optical absorption in P doped Ge$_{0.9988}$C$_{0.0012}$. A red-shift is observed with increasing carrier concentration.
3.5 Free carrier absorption

The absorption at lower photon energies was measured to study the free carrier absorption in this material. The results for the P doped samples are shown in Fig. 5; the results for B doped samples were similar. The sample with an electron concentration of $1.16 \times 10^{19}$ cm$^{-3}$ had significantly higher free carrier absorption. The free carrier absorption was most prevalent at photon energies below 100 meV.
4 CONCLUSION

In conclusion, we have demonstrated tuning of the optical properties of Ge$_{1-y}$C$_y$ through B and P doping. Incorporation of activated donor and acceptor impurities was demonstrated by Hall effect studies, a decreased refractive index, and changes to the fundamental absorption edge. We have demonstrated successful donor and acceptor doping of this material. The ability to employ carrier concentrations to tune the refractive index is useful for certain devices such as optical waveguides and modulators.

5 ACKNOWLEDGMENTS

This work was supported by ONR grant N00014-93-1-0393 and DARPA contract F49620-96-C-0006.

6 REFERENCES

A p-Ge$_{1-x}$C$_x$/n-Si Heterojunction Diode Grown by Molecular Beam Epitaxy

Xiaoping Shao, S. L. Rommel, Student Member, IEEE, B. A. Orner, Student Member, IEEE, J. Kolodzey, Senior Member, IEEE, and Paul R. Berger, Senior Member, IEEE

Abstract—We report on the fabrication and characterization of the first p-n diode made from a heterojunction of epitaxial p-type Ge$_{0.998}$C$_{0.002}$ on an n-type Si substrate. Epitaxial Ge$_{0.998}$C$_{0.002}$ was grown on a (100) Si substrate by solid source molecular beam epitaxy. The p-GeC/n-Si junction exhibits diode rectification. The I-V characteristics of the p-GeC/n-Si diode indicate a reasonable reverse saturation current of 89 pA/µm$^2$ at -1 V and a high reverse breakdown voltage in excess of ~40 V. Photoresponse from the Ge$_{0.998}$C$_{0.002}$ p-n diode was observed from 1.3-µm laser excitation resulting in an external quantum efficiency of 1.4%.

I. INTRODUCTION

GROUP IV semiconductor alloys have attracted intense studies over the last decade for their potential applications in electronic as well as optoelectronic integrated circuits on Si [1],[2]. Due to the 4.2% lattice mismatch between Si and Ge, most investigations have involved SiGe heterostructures with limited Ge concentration (≤30%) to enhance device performance [3]. The formation of the ternary alloy Si$_{1-x-y}$Ge$_x$C$_y$, by adding C to the SiGe system, makes it possible to reduce the strain within the SiGeC system about the lattice matching condition for Si substrates while allowing adjustable bandgaps [4]–[6] by altering the Ge:C ratio. The binary alloy Ge$_{1-x}$C$_x$ also provides the same flexibility from pure Ge under compressive strain (4.2% misfit) to diamond under tensile strain (−34.3% misfit) and has been studied by a number of groups [7],[8]. Osten et al. [7] showed that inclusion of C into Ge delays the onset of strain relaxation, and does not behave identically to Ge with an artificially reduced strain.

Group IV alloy materials research is beginning to spawn device applications, such as strain compensated SiGeC base layers in heterojunction bipolar transistors [9]. Our own investigations have begun to explore materials issues [10] and processing issues [11] of the GeC binary alloy, and have now expanded to investigate novel devices. In this letter, we report on the fabrication and characterization of the first p-n diode made from a heterojunction of molecular beam epitaxial (MBE) p-type Ge$_{1-x}$C$_x$ epilayer with 0.2% carbon on an n-type Si substrate which demonstrates rectification and photoresponsivity.

One issue which hinders the investigation of Group IV alloys, however, is the limited solubility of C in Ge and Si. Scace and Slack [12] reported the solubility of C in Ge as $10^8$ atoms/cm$^3$ at the melting point of Ge. Also, a theoretical investigation by Sankey et al. [13] approximation indicated that GeC is thermodynamically unstable in solid state form, decomposing into its segregated components, under zero pressure. But, far from thermodynamic-equilibrium growth techniques have been successful in synthesizing Ge$_{1-x}$C$_x$ alloys with small percentages of carbon, like MBE (under 3% C) [8] or chemical vapor deposition (CVD) with highly reactive precursors (under 5% C) [14].

II. EXPERIMENTS

The Ge$_{1-x}$C$_x$ epilayer was grown on a (100) n-Si wafer with a carrier concentration of $10^{15}$ cm$^{-3}$ by MBE in an EPI 620 system without a buffer layer. Details of the Ge$_{1-x}$C$_x$ growth are described elsewhere [8]. The substrate temperature during growth was kept at 400 °C to minimize outdiffusion of the B dopant into the Si substrate. The measured thickness of the GeC epilayer was 0.6 µm. The C concentration was 0.2%, as determined by the growth condition, calibrated from samples with higher C concentrations.

The Ge$_{0.998}$C$_{0.002}$ epilayer was doped p-type by a concurrent boron flux, using an effusion cell loaded with pure boron in a pyrolytic graphite crucible during the MBE growth. From Hall effect measurements, the electrically active B concentration was about $4 \times 10^{15}$ cm$^{-3}$ . The Ge$_{1-x}$C$_x$ epilayer was also examined in a Philips 400T transmission electron microscope (TEM) in cross sectional views. The TEM specimen was prepared by mechanical thinning followed by Ar ion milling at a voltage of 4 kV.

Heterojunction p-n diodes were fabricated and a schematic is shown in the insert of Fig. 1. Circular GeC mesas were formed by photolithography and then etching down to the Si substrate, using a H$_3$PO$_4$ : H$_2$O$_2$ : H$_2$O etchant solution [15]. The diameter of the p-n diode mesas was 106 µm. Standard liftoff technology was used to form e-beam deposited Au ohmic contacts on the GeC mesas. The n-Si ohmic contact was formed by e-beam evaporation of Ti/Au on the entire backside of the substrate. The samples were annealed at 350 °C in a forming gas (15% H$_2$-N$_2$) ambient for 3 min. The upper Au contacts were determined to be ohmic [11] using transmission line method (TLM) test structures with a measured contact resistance of only $5.6 \times 10^{-6}$ Ω-cm$^2$.

Manuscript received April 20, 1997; revised May 23, 1997. This work was supported by the National Science Foundation (ECR-9624160), A/FOSIT (Grant F49620-95-1-0135), and by DARPA (Sponsored Research Agreement with Texas Instruments, Inc. under Grant SRA-3312665).

The authors are with the Department of Electrical and Computer Engineering, University of Delaware, Newark, DE 19716 USA.

Publisher Item Identifier S 0741-3106(97)06673-1.
III. RESULTS AND DISCUSSION

The GeC epilayer on Si (~4% misfit) exceeds the critical thickness, which is only a few monolayers. TEM analysis reveals that the epitaxial Ge<sub>0.99C</sub>/Si used in this study is a single crystal. The epilayer is continuous and uniform with a flat surface, and a high density of dislocations threading to the free surface. The interface between the GeC epilayer and Si substrate is abrupt with visible strain contrast and a large quantity of defects and dislocations. Similar, thick dislocated Ge<sub>1-x</sub>C<sub>x</sub> epilayers on Si have demonstrated bandedge luminescence [10].

The <i>I–V</i> characteristics of the p-GeC/n-Si diode were measured and are shown in Figs. 1 and 2. The GeC/Si structures exhibit diode rectification. There are three possibilities for the rectified <i>I–V</i> characteristics: 1) a Schottky Au/p-GeC contact on the top surface, 2) the p-GeC/n-Si heterojunction itself, and/or 3) the n-Si/Ti-Au contact on the backside of the substrate. But, measurements confirm ohmic behavior of the Au/p-GeC junction [11], as discussed above, and the n-Si/Ti-Au backside contact is also expected to be ohmic, since the contact area is over the full surface. This results in a very low current density which even if Schottky-like would simulate an ohmic contact through defect-related tunneling on the unpolished substrate backside. In addition, a p-GeC/n-Si contacted in series to a n-Si/Ti-Au Schottky would behave as two back-to-back diodes. The measured <i>I–V</i> characteristics do not support this supposition. Therefore, diode rectification is believed to be solely influenced by the p-GeC/n-Si heterojunction.

The <i>I–V</i> curve, shown in Fig. 1, exhibits a low turn-on voltage of only 0.15–0.2 V. At low bias, the measured ideality factor is about 1.29. As the bias voltage is increased, see Fig. 2, the <i>I–V</i> curve bends over to a smaller slope, which is probably caused by the high series resistance associated with the low-doped n-Si substrate. There is also a slight s-shape, or kink, under small forward bias, see Fig. 1. The serpentine

**Fig. 1.** The measured <i>I–V</i> characteristics of the p-Ge<sub>0.99C</sub>/n-Si diode at reduced bias. The insert depicts the fabricated diode structure used in this study.

**Fig. 2.** The measured log <i>I–V</i> characteristics of the p-Ge<sub>0.99C</sub>/n-Si diode.

<i>I–V</i> curve suggests that some tunneling current is taking place but which is superimposed upon a much larger forward biased diffusion current. The reverse saturation current, shown in Fig. 2, is reasonable, and exhibits a reverse breakdown voltage in excess of ~40 V. At ~30 V, the measured reverse saturation current is 1.2 nA/μm<sup>2</sup>, and falls to 89 pA/μm<sup>2</sup> at ~1 V. This is comparable to a reported leakage current density of 0.70 pA/μm<sup>2</sup> for a 800 Å SiGeC p-i-n photodetector [16] and about 100 pA/μm<sup>2</sup> at ~1 V for a Ge p-i-n photodetector on Si [17] which used a ≳ 2 μm buffer layer.

For a low C concentration in the Ge<sub>1-x</sub>C<sub>x</sub> epilayer, the conduction-band discontinuity is estimated as 0.05 eV, obtained from the electron affinity of Si (4.05 eV) and of pure Ge (4.0 eV) [18], while the valence-band discontinuity is 0.51 eV. Alternatively, the band offsets of SiGe heterojunctions have been well studied and predict a valence-band offset of 0.68 eV [19] for a pseudomorphic SiGe/Si interface. However, the band discontinuities are well defined only if the in-plane lattice parameter is continuous across the interface [19]. This is not the case here due to partial or complete relaxation of the epilayer. However, both models predict a type II heterojunction for Si/GeC with low C.

Calculation from the proposed band diagram indicates that the built-in voltage should be about 0.37 eV. The discrepancy between the theoretical and the measured turn-on voltage of 0.15–0.2 eV could be caused by 1) poor crystalline quality of the GeC/Si interface which has a large number of dislocations, 2) bandgap narrowing in the GeC epilayer due to residual strain at the GeC/Si heterojunction interface, or 3) bandgap narrowing due to highly doped GeC. The dislocations can act as trapping centers and allow defect-assisted tunneling of electrons from the conduction band of Si to these trapping centers within the bandgap of GeC and subsequent emission of electrons from these states to the conduction band of GeC. Therefore, the initiation of the turn-on voltage is obscured and leads to the slight s-shape in the <i>I–V</i> curve at low bias.

Photoresponsivity was observed for the GeC/Si heterojunction diodes. Lasers with wavelengths of 1.3 μm (hν >
Fig. 3. The dark current (o) and photoresponse (•) of the reverse-biased p-Ge$_{0.998}$C$_{0.002}$/n-Si diode under laser excitation (\(\lambda = 1.3 \mu m\)) of photon energy above the GeC bandgap but below the bulk Si bandgap.

GeC only) and 0.78 \(\mu m\) (\(\text{hr} > \text{GeC and Si}\)) were used to measure photoresponsivity. An appreciable photoresponse was measured using 0.78 \(\mu m\) laser excitation. This is to be expected if photons are absorbed in the surrounding bulk Si, around the mesa perimeter, and then photo-induced carriers diffuse to the p-n heterojunction. However, photoresponsivity was also observed when excitation was switched to below the Si bandgap (\(\lambda = 1.3 \mu m\)). The small laser spot was able to be focused between the periphery of the mesa and the upper metal contact. A photocurrent of 0.45 \(\mu A\) was measured, as shown in Fig. 3, which corresponds to a responsivity of 1.45 \(\times 10^{-2}\) A/W and an external quantum efficiency (EQE) of 1.4%. These results are significant because the diode did not have an anti-reflection (AR) coating and the light collection region is confined to a narrow region (tens of angstroms) at the p$^+$-GeC/n$^-$-Si junction. This leads to a much shorter path length within the p$^+$-GeC depletion region than a previous normal incidence 800 \(\AA\) SiGeC p-n photodetector which reported EQE \(\sim 1\%\) at 1.3 \(\mu m\) [16].

IV. CONCLUSION

In conclusion, the first p-n diode made from a heterojunction of epitaxial p-type Ge$_{0.998}$C$_{0.002}$ on an n-type Si substrate was demonstrated. The \(I-V\) curve of the p-GeC/n-Si diode indicated reasonable reverse saturation current (89 pA/\(\mu m^2\) at -1 V) and high reverse breakdown voltage in excess of -40 V. Some evidence in the \(I-V\) curves suggests a small tunnel current was combined with a large forward biased diffusion current. Despite the large number of dislocations and defects at the heterojunction, a photoresponse from the Ge$_{0.998}$C$_{0.002}$ epilayer was observed by 1.3-\(\mu m\) laser excitation with a measured EQE of 1.4%.

ACKNOWLEDGMENT

The authors wish to thank F. Chen for Hall measurements.

REFERENCES

Electrical and optical properties of phosphorus doped Ge$_{1-y}$C$_y$

M.W. Dashiel* a, R.T. Troeger a, K.J. Roe a, A-S. Khan a, B. Orner a, J.O. Olowolafe a, P.R. Berger a, R.G. Wilson b, J. Kolodzey a

a Department of Electrical Engineering, University of Delaware, Newark, DE 19716, USA
b Hughes Research Laboratory, Malibu, CA 90265, USA

Abstract

In situ n-type doping was investigated for Ge$_{1-y}$C$_y$/Si heteroepitaxial layers (y<0.001) for a potential optoelectronic material compatible with Si. Using a solid GaP sublimation source for phosphorus doping, epitaxial Ge$_{1-y}$C$_y$ films were in situ doped on Si(100) substrates during solid source molecular beam epitaxy and we compare their electrical and optical properties with those of epitaxial Ge on Si. Infrared absorption revealed red shifts in the absorption of visible light with increasing P doping for both Ge$_{1-y}$C$_y$ and Ge. The index of refraction decreases for Ge$_{1-y}$C$_y$ layers compared with Ge. Free carrier absorption increased with increasing phosphorus concentrations, following a wavelength dependence of $\lambda^3$ in the region of 10-20 $\mu$m for heavily doped material. Addition of C did not affect the incorporation of P donors in the grown layers or the electrical activation of the donors. An increase in the electron mobility for heteroepitaxial Ge$_{1-y}$C$_y$ layers compared with Ge was observed for the doping levels studied. © 1998 Elsevier Science S.A. All rights reserved

Keywords: Germanium carbon; Phosphorus; Doping; Optical; Electrical; Molecular beam epitaxy

1. Introduction

Binary and ternary alloys of Si, Ge and C are currently under investigation for use in heterostructure and opto-electronic devices [1,2]. Because of the low solubility of C in Si ($\sim 3 \times 10^{18}$ cm$^{-3}$) and Ge ($\sim 1 \times 10^{18}$ cm$^{-3}$) these alloys are typically grown far from equilibrium by molecular beam epitaxy (MBE) [3,4], chemical vapor deposition (CVD) [5] and solid phase epitaxy (SPE) [6]. Carbon concentrations far in excess of the equilibrium solubility have been reported for both Si$_{1-x}$C$_x$ [7] and Ge$_{1-x}$C$_x$ [8].

Significant development efforts are now concentrated on an understanding of C on the structural, optical and electrical properties of the Si$_{1-x}$C$_x$ and Si$_{1-x}$Ge$_x$C$_y$ alloys. Most of these efforts focus on the Si-rich alloy, due to the ability to strain compensate the layer, so that thick, dislocation free Si$_{1-x}$Ge$_x$C$_y$ layers may be grown on Si substrates [9]. The germanium rich spectrum of the alloy has not been as thoroughly investigated because of the large lattice mismatch between the epilayer and silicon substrates. The large mismatch results in critical thicknesses of ~20 monolayers or less for Ge/Si epitaxy, depending on the growth parameters [10].

Despite the large lattice mismatch between Ge and Si, the development of group IV heterostructures using germanium-rich alloys opens a wide variety of possible device applications on silicon substrates, such as infrared photodetectors, modulation doped field effect transistors (MODFETs) and optical waveguides. Significant Ge fractions ($x > 0.50$) are necessary for efficient infrared detection of 1.3 and 1.55 $\mu$m light for fiber optic communication. Low dislocation density Si$_{1-x}$Ge$_x$/Si pin photodiodes with $x = 0.60$ have been fabricated with external quantum efficiencies of 1% at 1.3 $\mu$m [11]. Higher Ge concentrations are expected to increase the quantum efficiency due to the corresponding decrease in bandgap. Adding small amounts of carbon to epitaxial germanium may reduce the total defect density associated with lattice mismatch, surface roughness and interfacial defects during the heteroepitaxy of germanium-rich alloys on silicon. Fukami [12] reported a 6-fold decrease in reverse leakage current with implantation of C atoms in SiGe/Si heterostructure diodes. The decrease in leakage current was attributed to improvement in crystalline quality due to C doping. Band structure modifications by alloying carbon with germanium may be possible as has been demonstrated for Si$_{1-x}$C$_x$ and Si$_{1-x}$Ge$_x$C$_y$ alloys.

* Corresponding author. Tel.: +1 302 8318959; fax: +1 302 8314316; e-mail: dashiell@ee.udel.edu

© 1998 Elsevier Science S.A. All rights reserved
Vital to the success of any new semiconductor material is the ability to precisely control the carrier concentrations by introducing dopant atoms. We are unaware of any experimental study of n-type doping in Ge$_{1-x}$C$_x$ epitaxial films on Si(100). We report on the electrical and optical properties of P-doped (N$_D$=10$^{18}$–10$^{20}$ cm$^{-3}$) Ge$_{1-x}$C$_x$ epitaxial layers grown by MBE on Si(100) substrates. High doping levels such as these are necessary for development of such devices as the Ge$_{1-x}$C$_x$ Esaki tunneling diode on Si. Of the group IV elements, Ge Esaki diodes exhibit the highest peak to valley current and packaged configurations exhibit switching speeds as high as 22 ps. Germanium Esaki diodes are not monolithically integrated into silicon based technology due to the large lattice mismatch between the two elements.

2. Experimental

In this paper we discuss the results of in situ phosphorus doping of epitaxial Ge$_{1-x}$C$_x$ films grown on Si(100) substrates. Samples were grown on 7.6-cm Si(100) substrates in an EPI-620 MBE chamber [3]. Pure Ge samples were epitaxially grown under equivalent conditions for comparison. All samples were grown at a substrate temperature of 400°C. Sharp streaks on the reflection high energy electron diffraction (RHEED) screen indicated a flat, single crystal line surface.

Zone refined germanium was thermally evaporated, at 0.20 A/s, from a pyrolytic boron nitride (pBN) crucible contained in a standard EPI effusion cell. Carbon was introduced into the molecular beam by passing current through a high purity, pyrolytic-graphite filament. Phosphorus doping was achieved by in situ evaporation of GaP from a pBN crucible at temperatures from 650 to 750°C with P$_2$ being the dominant species in the beam [14]. A pBN gettering module is employed to minimize residual gallium in the beam. The epitaxial layers were 1 µm thick. Previous work has shown that thick Ge on Si grown at 400°C demonstrates a low density of defects at the surface, determined by etch pit densities and spectroscopic ellipsometry [15].

Secondary ion mass spectrometry (SIMS) using a Cameca 4f-sector magnet (Charles Evans and Associates) measured the phosphorus content and many other residual elements associated with the sources and their respective crucibles. A 14.5-KeV Cs primary beam was used for Si, Ge and P and an 8.0-KeV O$_2$ beam was used to measure the B and Ga concentrations. Phosphorus levels varied from 10$^{18}$ to 10$^{20}$ cm$^{-3}$. Concentrations of boron from the pBN crucible were less than 10$^{16}$ cm$^{-3}$, the detection limit of the measurement. Due to insufficient gettering of Ga from the GaP sublimation cell, a significant concentration of Ga was incorporated into the epitaxial layer (between 1 × 10$^{15}$ cm$^{-3}$ and 1 × 10$^{17}$ cm$^{-3}$), similar to previous studies for SiGe MBE [16]. Carbon concentrations were estimated from X-ray rocking curves of the (004) symmetric and (224) and (511) asymmetric reflections. Rutherford backscattering spectrometry using a 4.23-MeV He$^{+}$ ion beam detected C signal near the detection limit of the system (<0.003). The C concentration estimated by the relaxed lattice parameter of the Ge$_{1-x}$C$_x$ layer is y=0.001. Room temperature infrared absorption spectroscopy did not reveal an absorption mode attributed to substitutional C in Ge. This mode was observed by Hoffman [8] for y=0.007 using low temperature (9 K) infrared spectroscopy. The small C concentration and thickness for our samples may however, produce vibrational signal below the room temperature sensitivity of our instrument.

Optical transmission of the epitaxial layers was measured with a Nicolet 740 Fourier transform infrared spectrometer (FTIR). Absorption due to the Si substrate was corrected by subtracting the absorption spectra of a reference Si substrate. Hall effect measurements of P-doped epitaxial Ge$_{1-x}$C$_x$ and Ge layers were carried out using a standard van der Pauw structure under a magnetic field of 3.3 K. Measurements were taken for two polarities of magnetic fields to eliminate the misalignment voltage of the Hall contacts.

3. Results

3.1. Carrier concentration and Hall effect

SIMS measurements revealed that phosphorus concentrations ranged from 10$^{18}$ to 10$^{20}$ cm$^{-3}$. Phosphorus concentrations for epitaxial Ge$_{1-x}$C$_x$ and Ge layers did not differ for equivalent P cell temperatures. This indicates that small C fractions do not affect the incorporation of P into the grown layer. Electron concentrations measured by the Hall effect correlated well with SIMS, indicating the complete activation of P donors for both Ge$_{1-x}$C$_x$ and Ge epitaxial layers. We can conclude that P incorporates on substitutional sites during Ge$_{1-x}$C$_x$ and Ge epitaxial growth, i.e. for small amounts, C is electrically neutral in Ge$_{1-x}$C$_x$. Faschinger [17] demonstrated for Si$_{0.98}$C$_{0.02}$ alloys that the incorporation and activation of extrinsic donors (Sb) is very similar to that in pure Si. Their group also demonstrated the important result that electron mobility in strained Si$_{1-x}$C$_x$ with N$_D$=10$^{16}$ cm$^{-3}$ is not limited by scattering at lattice deformations induced by C, but rather by ionized impurity scattering.

Fig. 1 shows the room temperature Hall mobility for Ge and Ge$_{1-x}$C$_x$ layers for two different donor concentrations. An increase in the room temperature mobility is observed for heteroepitaxial Ge$_{1-x}$C$_x$ films compared to Ge films grown under equivalent conditions. X-ray diffraction of the epitaxial layers revealed an average decrease of 30% of the full width at half maximum (FWHM) for Ge$_{1-x}$C$_x$ compared with Ge suggesting a reduced defect density for
Ge$_{1-x}$C$_x$ epitaxial layers. The findings of Fukami [12] and Shao [18] describing the reduced reverse leakage current and increased reverse breakdown voltages for Si$_{1-x-y}$Ge$_x$C$_y$ and Ge$_{1-y}$C$_y$ diodes with introduction of C support this observation.

### 3.2. Optical transmission

Transmission spectroscopy was performed in the visible and infrared regions to observe the near band edge absorption spectra and free carrier absorption of the epitaxial films. For energies below the bandgap the optical constants and thickness of the epitaxial layers were determined by curve fitting interference fringes resulting from multiple reflections at the air/film and film/substrate interface [19].

By fitting the measured transmission spectra of the Ge$_{1-x}$C$_x$ and Ge films in the region of 560–700 MeV we determined the thickness of the epitaxial film and the index of refraction at energies near the bandgap. Fig. 2 shows the index of refraction of the epitaxial Ge$_{1-x}$C$_x$ as a function of donor concentration and compares them to Ge epitaxial layers grown under identical conditions. Introducing carbon into epitaxial Ge films doped with P decreases the refractive index near the absorption edge.

Absorption coefficients above the band edge were computed from the measured transmission spectra and the optical constants as described in reference [20]. Fig. 3 illustrates the absorption coefficients ($\alpha$) of phosphorus doped Ge$_{1-x}$C$_x$ films grown epitaxially on Si(100) for $\alpha > 100$ cm$^{-1}$. The absorption edge experiences a red shift with increasing phosphorus concentrations for both Ge$_{1-x}$C$_x$ and Ge films. Included in the graph is published data on high purity Ge [21]. Note that undoped Ge$_{1-x}$C$_x$ epitaxial layers exhibit the same absorption coefficient as does intrinsic bulk germanium for $\alpha > 100$ cm$^{-1}$, thus a significant band structure modification was not observed by optical absorption for these C concentrations. Because of the thickness of the epi-
taxial layers, absorption coefficients less than 100 cm$^{-1}$ can not be accurately measured, thus the minimum indirect energy gap was not determined by this method. The absorption coefficient of Ge for $\alpha > 100$ cm$^{-1}$ is expected to have transition contributions from the direct conduction band valley at $\Gamma$ and from indirect valleys at L and X. Our results are consistent with those of Pankove [22] who reported a shrinkage of the energy gaps at $k = (111)$ and the direct valley at $k = (000)$ with heavy doping of bulk Ge.

### 3.3. Free carrier absorption

Absorption coefficients of phosphorus doped Ge$_{1-x}$C$_x$ and Ge epitaxial layers were calculated in the regions from 2.5 to 25 $\mu$m from transmission data. Free carrier absorption of heavily doped Ge$_{1-x}$C$_x$ and Ge layers follows a wavelength dependence of $\alpha = \frac{3}{4} N_0^2 \lambda$ for $N_0 > 10^{18} \text{cm}^{-3}$. For lighter doping a weak wavelength dependence was observed for both materials. No significant change was observed with the addition of C. This behavior supports the observation that C is electrically neutral in Ge and does not change the dominant room temperature scattering mechanism.

### 3.4. Conclusions

Optical and electronic properties of epitaxial Ge$_{1-x}$C$_x$ layers on Si(100) Si were investigated and compared with epitaxial Ge on Si. SIMS and Hall effect analysis indicate that C does not affect the incorporation of P into the film and that C is electrically neutral in Ge$_{1-x}$C$_x$ for $y < 0.001$. Full activation of P donors is observed by close agreement between SIMS and electron concentration measurements. X-ray and high energy electron diffraction indicate a single crystalline structure. A decrease in the bulk lattice constant compared to pure Ge was observed with the addition of carbon ($y < 0.001$). A strong alloying affect due to C was not observed in the optical absorption of Ge$_{1-x}$C$_x$ for $\alpha > 100$ cm$^{-1}$, although a decrease in the index of refraction may indicate a change in the dielectric properties with addition of C. We conclude that small alloy concentrations of C during the heteroepitaxial growth of Ge$_{1-x}$C$_x$ on Si have enhanced the electronic properties of epitaxial Ge$_{1-x}$C$_x$. Initial results indicate that the enhancement may be due to a change in the structural properties of the heteroepitaxial layer due to carbon, rather than a modification of the band structure. These results indicate that Ge$_{1-x}$C$_x$/Si heteroepitaxy is an interesting new material system that may be applicable for optoelectronic device applications, particularly for infrared detection at 1.3 and 1.55 $\mu$m.

### References

PHOTOLUMINESCENCE OF SiSnC ALLOYS GROWN ON (100) SI SUBSTRATES

N. Wright *, A. T. Khan *, P. R. Berger *, F. J. Guarin †, S. S. Iyer ‡
*Department of Electrical and Computer Engineering, University of Delaware, Newark, DE 19716
‡IBM Microelectronics Division, 1580 Route 52, Hopewell Junction, NY 12533

ABSTRACT

Photoluminescence (PL) of SiSnC alloys grown on Si (100) substrate by molecular beam epitaxy (MBE) has been investigated. The following epitaxial layers were investigated. The samples were similar in structure, and consisted of a 200 Å Si buffer layer grown on a (100) Si substrate followed by the respective alloy layer; a 4500 Å Si_{0.95}Sn_{0.05}C_{0.015}, a 1500 Å Si_{0.96}Sn_{0.04}C_{0.01}, or a 1500 Å Si_{0.985}C_{0.015}. The layer composition was measured by Rutherford back scattering spectrometry (RBS) and confirmed by x-ray diffraction analysis (XRD). X-ray diffraction measurements of the layers confirmed the Sn and C were substitutional and the layers were pseudomorphic and coherently strained. The Si_{0.95}Sn_{0.05}C_{0.015} alloy layer was found to be strain compensated. PL spectra of all the layers revealed band edge luminescence as well as a very sharp peak at 0.767 eV superimposed on a very broad peak that exhibited excitonic behavior. The addition of C to the alloys resulted in a reduction of the bandgap, contrary to what is predicted by Vegard's Law. However, the addition of Sn results in a reduction in the bandgap, which was attributed to the bulk alloy effect and residual strain. The luminescence feature at 0.767 eV was found to be much more intense in alloys that contain carbon. We have observed quite similar deep-level well resolved PL spectra for SiGe, SiC, SiSn, SiGeC, SiSnC, and SiGeSnC alloy layers grown by MBE on Si (100) substrates. Previous studies on PL of silicon have reported a peak at 0.767 eV to be associated with oxygen (P line) and the broad peak to carbon/oxygen complexes.

INTRODUCTION

The growth of alloys of group IV elements has been under investigation recently as potential material systems for Si-based heterostructure device applications [1]. In the past decade extensive effort has been directed toward the SiGe material system, which has led to the recent commercial availability of a few SiGe devices and circuits. There has been some interest recently in the growth of Sn-based and C-based group IV semiconductor alloys. The carbon based alloys of SiC and SiGeC have received the most attention. There have also been a few investigations directed toward the Sn-based alloys. High quality pseudomorphic crystalline layers of Sn and C based alloys have been grown by a few groups. The Sn-based alloys have been grown by MBE [2], and C-based alloys have been grown by chemical vapor deposition (CVD) [3] and MBE [4]. These studies indicate that only alloys containing a few percent of C or Sn can be grown pseudomorphically on a Si substrate. This is due mainly to the following factors. The alloys suffer from metastability problems, large lattice and bond length mismatches, and low Sn and C solid solubilities.

Alloy layers that exceed a few percent of C were found to be plagued by defects, non-planar growth, or SiC precipitates. This can be directly attributed to the extremely low solubility of C in Si (-3 x 10^{18} cm^{-3}) [5], and the large difference in the Si and C bond lengths. Si has a bond length of 2.35 Å, diamond a bond length of 1.55 Å, and zinc-blende \(\beta\)-SiC phase has a bond length of 1.89 Å [6]. The bond length mismatch of about 40 % causes large local strain and according to the SiC phase diagram, stoichiometric SiC is the only stable compound. Previous work on the Sn-based alloys indicated that, it is very difficult to stabilize Sn in the Si alloy lattice. This is mainly due to the large difference in the Si and Sn lattice parameters. Grey tin has a lattice parameter of 6.489 Å, and
Si has a lattice parameter of 5.431 Å, resulting in a 19.48 % lattice mismatch. Grey tin (α-Sn) crystallizes in the diamond structure, and at 13.2 °C it transforms into the tetragonal structure of metallic white tin (β-Sn). Sn has a very low solid solubility in crystalline silicon (~5 x 10¹⁰ cm⁻³) [5]. Therefore the substitutional incorporation of C and/or Sn above the solid solubility limit requires far from thermodynamic equilibrium growth conditions, such as MBE. The incorporation of isoelectronic Sn or C into silicon will potentially offer new possibilities, for bandgap engineering, silicon compatible wide or narrow bandgap material, and large band offsets. This could lead to changes in the optical and electrical properties of the material. According to recent theoretical calculations [1], SiₓSn_yC_z alloys would ideally span the energy range of 0.08 eV to 5.48 eV. These alloys offer the possibility of tuning the bandgap energy over an enormous range by varying the compositions of their respective constituents. Additionally, the bandgap was predicted [7] to be direct for certain compositions of SiSn and SnC. They also have the potential for exact lattice matching to Si. Strained layers of SiSnC alloy semiconductors would find numerous applications in electronic and optoelectronic heterostructures. These alloys also offer the potential for high electron and hole mobilities. To the best of our knowledge the optical luminescence properties of pseudomorphic SiₓSn_yC_z alloys grown on Si substrates have not been reported in any previous studies.

EXPERIMENT

The details of the solid source MBE system used for the growth of the SiSnC layers are described elsewhere [2]. A thin 200 Å Si buffer layer was grown initially on a (100) Si substrate followed by the respective alloy layer. The Si₀.₇₅C₀.₂₅ and the Si₀.₅Sn₀.₅ layer was grown to a thickness of 1500 Å, and the Si₀.₇₅Sn₀.₂₅C₀.₀₁ layer was grown to a thickness 4500 Å. The growth conditions were optimized to maximize the incorporation of C and/or Sn on Si lattice sites. The layer compositions were measured by Rutherford backscattering spectrometry (RBS) and x-ray diffraction analysis (XRD), which confirmed the Sn and C were substitutional and the layers were pseudomorphically strained. XRD of the SiSnC alloy layer showed it to be strain compensated and lattice matched to Si, the details are described elsewhere [2].

Photoluminescence spectra was recorded in standard lock-in configuration, using a dispersive 1-m high-resolution Jarell-Ash (Czerny-Turner) monochromator and detected by a liquid-nitrogen cooled Ge p-i-n photodetector (North Coast EO-817L). The samples were mounted on a cold finger in a temperature variable helium-flow cryostat. The excitation was provided by a multi-line cw Argon laser (488-514 nm) focused to a sample area of approximately 2 mm², with pump intensities between 0.3 and 5 W/cm². Data collection, and lock-in amplification were controlled by a desktop computer.

RESULTS

Low temperature PL spectra at 6 K for the Si₀.₇₅Sn₀.₂₅C₀.₀₁ sample is presented in Fig. 1. The luminescence consists of a very intense deep-level luminescence and a few edge peaks superimposed on a broad peak. The most intense peak at 1.040 eV is ascribed to a no-phonon (NP) transition, the peak located at 1.022 eV is red-shifted by 18 meV and can be identified with the momentum-conserving (MC) transverse acoustic (TA) phonon replica in silicon, the peak located at 0.982 eV is red-shifted by 58 meV and corresponds to its transverse optic (TO) Si-Si phonon replica. Additional peaks were observed at 1.006 eV, 0.966 eV, and 0.933 eV. These peaks were red-shifted from the ascribed NP line by 34 meV, 70 meV, and 107 meV respectively. The PL spectrum for the Si₀.₅Sn₀.₅ and Si₀.₅Sn₀.₀₁ samples is presented in Fig. 2. The luminescence from the Si₀.₅Sn₀.₅, Si₀.₇₅Sn₀.₂₅, and Si₀.₇₅Sn₀.₀₁ samples
Appendix 32

Sample consists of a low intensity deep-level luminescence and two edge peaks. The most intense peak at 1.055 eV is ascribed to a NP transition whereas the second peak at 0.994 eV is red-shifted by 61 meV and corresponds to its transverse optic (TO) Si-Si phonon replica. This is to our knowledge the first observation of luminescence from a SiSn alloy, and the details are reported elsewhere [8]. The luminescence from the Si0.955Sn0.045 sample consists of an intense deep-level luminescence and two edge peaks. The most intense peak at 1.060 eV is ascribed to a no-phonon (NP) transition whereas the second peak at 1.002 eV is red-shifted by about 58 meV and corresponds to its transverse optic (TO) Si-Si phonon replica, for more details refer to the following paper [9]. The luminescence peak at 1.1089 eV was observed in all the samples and is attributed to a Si TO phonon transition within the Si substrate. Also, a deep-level broad band luminescence is observed in all the samples around 0.778 eV. The deep-level feature was much more intense in the alloys that contained carbon, and consisted of a very sharp peak located at 0.767 eV superimposed on a broad peak. Previous studies on Si have reported a sharp peak located at 0.767 eV to be associated with oxygen (P line) [10]. Similar deep-level broad band luminescence has been observed in Si0.8Ge0.2, Si0.8Ge0.2C0.02 and Sn0.2C layers grown by MBE, and were attributed to localized excitons in a strain field created by Ge platelets [11], the emission of deep pseudo-acceptors [12], or to carbon-oxygen complexes [3], respectively.

Soref [7], using a linear interpolation between the constituent elements, predicted the addition of Sn to Si would result in a red shift of the bandgap, and the addition of carbon a blue shift in the bandgap. The bandgap of all the alloys investigated were found to be red shifted. The Si0.955Sn0.045C0.015 alloy NP transition is shifted 113 meV below that observed in pure Si [13], and is additionally

![Wavelength (µm)](image)

**Fig. 1.** PL spectra at 6 K of a strain compensated Si0.955Sn0.045C0.015 alloy layer grown by MBE on (100) Si substrate, showing band-edge and deep-level luminescence. Inset shows an expanded view of the spectra between the energy range 0.9 - 1.25 eV.
Fig. 2. PL spectrum of a Si$_{0.96}$Sn$_{0.04}$ and a Si$_{0.95}$C$_{0.05}$ alloy layer showing bandedge and deep-level luminescence.

shifted about 146 meV below an expected 1.186 eV luminescence position using Vegard's Law. XRD results [2] revealed a strain compensated and lattice matched Si$_{0.975}$Sn$_{0.025}$C$_{0.005}$ alloy layer. We attribute this red shift to the lattice distortion within the alloy due to highly localized strain around the carbon and Sn atoms. The NP transition of the Si$_{0.96}$Sn$_{0.04}$ alloy is shifted 98 meV below that observed in pure Si [13]. We attribute this red shift to the reduction in band gap of the binary SiSn alloy. However, the observed NP transition is also shifted 55 meV below an expected 1.110 eV luminescence position using Vegard's Law for a SiSn alloy composition with 4% Sn. This additional red shift we attribute to reduction in the bandgap caused by residual strain in the pseudomorphic layer and highly localized strain around the Sn atoms. The NP transition of the Si$_{0.96}$Sn$_{0.04}$ alloy is shifted 93 meV below that observed in pure Si [13], and is additionally shifted about 159 meV below an expected 1.2182 eV luminescence position using Vegard's Law for a Si$_{1-x}$C$_x$ alloy composition with 1.5% C. We attribute this red shift to both the lattice distortion within the alloy due to highly localized strain around the carbon atoms, and residual strain between the pseudomorphic alloy layer and the substrate. The lowering of the band gap due to the pseudomorphic strain energy in the layer is not enough to explain the large red shift alone. The bandgap reduction in the carbon based alloys seems to follow the trend suggested by recent theoretical investigations [14] on the bandgap of Si$_{1-x}$C$_x$ alloys. They indicate that the addition of small carbon concentrations reduces the Si$_{1-x}$C$_x$ bandgap below Si, it turns semi-metallic around 10% C, and then increases above Si beyond 10% carbon.

The laser power dependence of the designated NP lines and the deep-level feature of the alloys were investigated. The NP peaks of the Si$_{0.96}$Sn$_{0.04}$ and the Si$_{0.95}$C$_{0.05}$ alloys reveal a linear
increase in intensity with increasing laser power, while the Si_{0.98}Sn_{0.02}C_{0.015} alloy reveal a near linear dependence as is shown in Fig. 3. PL laser power dependence of this nature is characteristic of free exciton (FE) recombination. The deep-level feature, the line designated as the P line and the broad peak, exhibit a sub-linear almost square-root dependence, which indicates that a recombination center may be involved in the recombination process and have previously been attributed to carbon-oxygen complexes [3].

Temperature dependence of the designated NP peaks in Figs. 1 and 2 were also investigated. It was observed that the luminescence of the Si_{0.98}Sn_{0.02} alloy layer persisted past 50 K, and the Si_{0.955}Sn_{0.045}C_{0.015} alloy layer luminescence persisted up to 100 K, but was degraded in intensity. The luminescence of the Si_{0.955}C_{0.015} alloy layer however persisted past 200 K but was degraded in intensity. A further temperature increase resulted in the labeled NP and Si TO peaks merging into a single broad peak which persisted up to room temperature. As the temperature was increased, the designated NP peaks of the alloys all showed a decrease in PL intensity and a broadening of the linewidth in the direction of higher energy. This type of linewidth behavior is characteristic of the Maxwell-Boltzman distribution. PL temperature dependence of this nature is characteristic of free exciton (FE) recombination. Therefore, we attribute the labeled NP peaks as due to no phonon free exciton recombination. The full width at half maximum of the NP peak at 6 K of the Si_{0.98}Sn_{0.02} and the Si_{0.955}C_{0.015} layer were 18 meV and 19 meV respectively, which is rather broad compared to the intrinsic FE thermal line width, but this could be attributed to statistical fluctuations in the atomic distributions of the alloy as discussed by Robbins et al [15] and the lattice distortion of the alloy due to the large bond length difference between Si, Sn, and C as discussed by Demkov et al [14].

![Fig. 3. PL laser power dependence of the assigned NP lines in the Si_{0.98}Sn_{0.02}, Si_{0.955}C_{0.015}, and Si_{0.955}Sn_{0.02}C_{0.015} alloy layers.](image-url)
CONCLUSIONS

In conclusion, we have reported low temperature photoluminescence of a strain compensated Si_{0.96}Sn_{0.04}C_{0.01} alloy layer, a compressively strained pseudomorphic Si_{0.96}Sn_{0.04} alloy layer and a tensely strained pseudomorphic Si_{0.96}C_{0.01} alloy layer grown on Si (100) substrates by solid source MBE. Two general features have been observed, a deep-level broad band luminescence and band-edge luminescence consisting of a NP and TO replica in the Si_{0.96}Sn_{0.04} and Si_{0.96}C_{0.01} alloy layers, and a NP, TA and TO replicas in the Si_{0.96}Sn_{0.04}C_{0.01} alloy layer. The deep-level luminescence of the alloys containing carbon was very intense and consisted of a very sharp peak located at 0.767 eV which was attributed to oxygen (P line) superimposed on a very broad peak. Temperature dependent PL analysis of the band-edge feature of the alloy layers indicated an exponential temperature dependence, which is characteristic of free excitonic recombination. The band-edge feature of the Si_{0.96}Sn_{0.04} and Si_{0.96}C_{0.01} layers exhibited a linear power dependence, and the Si_{0.96}Sn_{0.04}C_{0.01} layer exhibited a near linear power dependence, which is also characteristic of free exciton recombination. The deep level feature in all the layers showed a sub-linear almost square-root dependence, which indicates that a recombination center may be involved in the recombination process. The energy gap of all the alloy layers was red-shifted with respect to Si and was attributed to lattice distortion within the alloy and residual strain between the alloy layer and the substrate where applicable.

REFERENCES

Carbon incorporation in Si$_{1-y}$C$_y$ alloys grown by molecular beam epitaxy using a single silicon–graphite source

M. W. Dashiell,$^{a,b}$ L. V. Kulik,$^b$ D. Hits, and J. Kolodzey
Department of Electrical and Computer Engineering, University of Delaware, Newark, Delaware 19716
G. Watson
Department of Physics and Astronomy, University of Delaware, Newark, Delaware 19716

(Received 2 October 1997; accepted for publication 16 December 1997)

Pseudomorphic Si$_{1-y}$C$_y$ alloys on silicon (100) were grown by molecular beam epitaxy using a single effusion source of silicon contained in a graphite crucible, producing carbon concentrations of $y = 0.008$. The behavior of carbon incorporation using this source was studied as a function of growth temperature using x-ray diffraction and infrared spectroscopy, and was compared to previous studies, where Si$_{1-x}$Ge$_x$ was grown from separate silicon and graphite sources. An increased energy barrier for the surface diffusion of carbon was observed using the single silicon–graphite source. An infrared absorption mode near 725 cm$^{-1}$, observed for growth temperatures up to 700 °C, was attributed to a transitional phase between the loss of substitutional carbon and the formation of silicon carbide precipitates. © 1998 American Institute of Physics.

Recently, the alloying of C with Si and Si$_{1-x}$Ge$_x$ has attracted attention because of its ability to control the strain associated with the lattice mismatch to Si.\(^1,2\) Carbon in the Si$_{1-y}$C$_y$ and the Si$_{1-x}$Ge$_x$ systems modifies the alloy band structure and the band offsets for Si based heterostructures.\(^3\) An increase of the substitutional C concentration in Si, by nearly four orders of magnitude more than the equilibrium solubility, has been predicted to arise from an enhanced surface solubility during epitaxial growth.\(^4\) This result has been demonstrated by molecular beam epitaxy (MBE), but only for a small "growth window" where conditions such as the substrate temperature and growth rate are optimal for substitutional C incorporation.\(^5\) The most common method of producing a C flux during MBE growth of Si$_{1-y}$C$_y$ is by sublimating high purity graphite in the presence of a Si flux.\(^1,5\) However, previous studies have shown that the evaporation of Si in a graphite container will yield a molecular beam predominantly of Si, SiC, and SiC$_2$ species due to the reaction between Si and graphite.\(^6\) Equivalent species were also obtained by the evaporation of SiC.\(^6,7\)

In this letter, we report the structural properties of MBE grown Si$_{1-y}$C$_y$ on (100) Si using a single effusion cell of silicon contained in a graphite crucible. The behavior of C incorporation in the lattice for different substrate growth temperatures was studied using infrared absorption spectroscopy and x-ray diffraction. The amount of substitutional C was observed to decrease with increasing substrate temperature. Infrared absorption showed that the loss of substitutional C is due to the formation of an intermediate Si–C phase and SiC precipitates. Compared to previous studies using separate Si and graphite sources,\(^5\) alloys grown with a single silicon–graphite source had an increased barrier to diffusion of C at the surface. We attributed this change to the difference in the C containing species of the molecular beam.

We grew 150 nm thick Si$_{1-y}$C$_y$ layers by MBE on the 2×1 reconstructed surface of Si (100) at substrate temperatures ranging from 400 to 750 °C, holding all other growth parameters constant. The MBE system was a model 620 manufactured by EPI Corporation, with a base pressure of less than 10$^{-11}$ Torr.\(^8\) Three in. diam float zone Si substrates were prepared by chemical degreasing and oxidation of the surface, followed by removal of the oxide in dilute hydrofluoric acid. Prior to growth, samples were heated to 200 °C for 45 min, then to 250 °C for 15 min, and finally the substrate was ramped to the growth temperature. Reflection high energy electron diffraction (RHEED) confirmed the 2×1 reconstruction of the Si surface prior to growth. X-ray diffraction was measured using a Philips Xpert-x-ray diffraction (XRD) diffractometer, using Cu k$_{\alpha}$ and k$_{\alpha}$$_2$ radiation. Infrared absorption was measured with a Nicolet-740 Fourier transform infrared spectrometer.

The silicon–graphite effusion source was constructed from a high-temperature effusion cell manufactured by EPI. High purity Si pieces were heated inside a pyrolytic graphite crucible to produce the reaction forming the molecular beam. This resulted in a growth rate of approximately 0.33 Å/min at an effusion cell temperature of 1400 °C. At this temperature, the graphite crucible itself will have negligible vapor pressure for any C containing species.\(^5\) Only the Si which reacted with the graphite crucible will have a significant vapor pressure, resulting in a molecular beam consisting of Si and C bonded with Si.

Figure 1 shows the x-ray diffraction and the infrared absorption spectra of Si$_{1-y}$C$_y$ layers grown by evaporation from the single silicon–graphite source. The Si$_{1-y}$C$_y$ alloy grown at 400 °C was amorphous, but was re-crystallized prior to both measurements by annealing at 750 °C for 20 min in N$_2$ gas, resulting in practically all C atoms occupying substitutional sites.\(^10\) For samples grown at higher tempera-

---

\(^a\)Electronic mail: dashiell@ee.udel.edu
\(^b\)On leave from the Institute of Solid State Physics of the Russian Academy of Sciences, Chernogolovka, Moscow Region, Russia.
Our observation of the 725 cm⁻¹ peak is consistent with a Si–C transitional phase, intermediate between the loss of substitutional C sites on the silicon lattice and the formation of SiC precipitates. The disordered nature of this transitional phase is supported by the results of Kimura et al., who observed an absorption peak near 725 cm⁻¹ for Si implanted with C ions which existed for annealing temperatures up to 900 °C.

The behavior of C incorporation during MBE growth of Si₁₋ₓCₓ can be explained by the diffusion and formation of Si–C interstitial defects near the surface. The number of C atoms, n, on substitutional lattice sites can be modeled by:

$$n(T, r) = n_o(r, f) \exp\left(-\frac{a k}{4 r}\right),$$  

where $$n_o$$ is the total C concentration, $$r$$ is the silicon growth rate, $$f$$ is the carbon flux, $$a$$ is the Si lattice constant, $$T$$ is the growth temperature, and the exponential rate term

$$k = k_b \exp\left(-\frac{\Delta}{k_b T}\right)$$

describes the transfer of C from substitutional sites to interstitial Si–C defects at the surface. The activation energy is designated by $$\Delta$$ and $$k_b$$ is the Boltzmann constant. The term $$a/4r$$ in Eq. (1) is the time for 1 monolayer of material to be grown, after which C will be effectively “frozen in” the lattice and thus subject only to bulk diffusion.

The top right inset of Fig. 1 displays the behavior of $$\ln \left[\frac{n_o}{n}\right]$$ vs $$1/k_b T$$ for Si₁₋ₓCₓ layers grown by the evaporation of Si in a graphite crucible, where the reference $$n_o$$ was taken to be the substitutional C concentration of the layer grown at 400 °C after re-crystallization. The best fit to this data gives the energy of formation of interstitials Si–C defects of $$\Delta = 1.0 \pm 0.2$$ eV in the temperature range up to the threshold for SiC precipitation. The growth of Si₁₋ₓCₓ layers on (100) Si by the sublimation of graphite from a heated
filament separate from the pure silicon beam yields a smaller activation energy of $\Delta = 0.5 \text{ eV}$. The reason for the increased activation energy observed for Si$_{1-y}$C$_{y}$ grown from the single silicon–graphite source may be attributed to the chemical composition of the C containing species in the molecular beam. Evaporation from the single silicon–graphite source produces a molecular beam where the C containing molecular species is bonded to Si. In contrast, evaporation from pure graphite does not. We infer that the bonding of C to Si in the molecular beam tends to decrease surface diffusion of C, possibly by increasing the probability that the small C atom will be immediately buried under a Si atom. Once the C atom has been buried under 1 or more monolayers of Si, its position will be effectively “frozen in” and will be subject only to bulk diffusion. Substitutional C incorporation has been shown to depend on the gas source used during rapid thermal chemical vapor deposition (RTCVD) of Si$_{1-x}$Ge$_x$C$_y$. Mi et al. reported high substitutional carbon incorporation efficiencies at growth temperatures up to 600 °C using methylsilane (SiCH$_3$), where it was speculated that C may be incorporated into the lattice without breaking the preformed Si–C bond.

In summary, we have grown pseudomorphic Si$_{1-y}$C$_y$ layers with $y = 0.008$ by evaporation of Si in a graphite crucible at an effusion cell temperature of 1400 °C. Evaporation from the single silicon–graphite source results in an energy barrier to the formation of interstitial Si–C defects of $\Delta = 1.0 \pm 0.2 \text{ eV}$ compared to the separate evaporation of graphite and silicon with $\Delta = 0.50 \text{ eV}$. An infrared absorption mode observed near 725 cm$^{-1}$ was attributed to a transitional Si–C phase intermediate between that of C diffusing from substitutional lattice sites to the formation of SiC precipitates.

The authors gratefully acknowledge support from ONR Grant No. N00014-93-1-0393 and DARPA Contract No. F49620-96-C-0006. They thank P. Thompson and M. Fatemi of the Naval Research Laboratory for the x-ray rocking curve measurements.

1.3 \mu m photoresponsivity in Si-based Ge$_{1-x}$C$_x$ photodiodes


Department of Electrical and Computer Engineering, University of Delaware, Newark, Delaware 19716-3130

Thomas Laursen
Center for Solid State Science, Arizona State University, Tempe, Arizona 85287-1704

(Received 2 December 1997; accepted for publication 12 February 1998)

Ge$_{1-x}$C$_x$/Si heterostructure photodiodes with nominal carbon percentages (0 \leq x \leq 0.02), which exceed the solubility limit, were grown by solid source molecular beam epitaxy on n-type (100) Si substrates. The p-Ge$_{1-x}$C$_x$/n-Si photodiodes were fabricated and tested. The p-Ge$_{1-x}$C$_x$/n-Si junction exhibits diode rectification with a reverse saturation current of about 10 pA/\mu m$^2$ at -1 V and high reverse breakdown voltage, up to -80 V. A significant reduction in diode reverse leakage current was observed by adding C to Ge, but these effects saturated with more C. Photoresponsivity was observed from these Si-based p-Ge$_{1-x}$C$_x$/n-Si photodiodes at a wavelength of \geq 1.3 \mu m, compatible with fiber optic wavelengths. External quantum efficiency of these thin surface-normal photodetectors was measured up to 2.2%, which decreased as the carbon percentage was increased.

Integration of cost effective photonic devices with mature Si-based microelectronic technology remains an area of intense research. Current optoelectronic communication systems are based upon expensive but high performance III-V compound optoelectronic components and often cumbersome hybrid integration schemes. One such effort to realize affordable and easily mass-produced optoelectronic integrated circuits (OEICs) which could potentially impact the consumer market involves Si-based optoelectronic devices. Our own investigations explored processing issues and new device performance, using these new Group IV alloys. In this letter, we report on the fabrication and characterization of p-Ge$_{1-x}$C$_x$/n-Si heterojunction photodiodes grown by MBE with (0 \leq x \leq 0.02), nominally. Our diodes demonstrate that rectification and diode leakage significantly improves by adding C to Ge. Photoresponsivity to 1.3 \mu m light, suitable for fiber optic systems, was observed for the p-Ge$_{1-x}$C$_x$/n-Si photodiodes which were based upon a Si platform.

The normal-incidence heterojunction p-n photodiodes were fabricated from p-Ge$_{1-x}$C$_x$ epilayers grown on (100) n-Si substrates by MBE in an EPI 620 system. Details of the Ge$_{1-x}$C$_x$ growth are described elsewhere. The carrier concentration of the n-Si substrates was 10$^{14}$–10$^{15}$ cm$^{-3}$. The Ge$_{1-x}$C$_x$ bulk epilayers were in situ doped p type by a concurrent B flux, using an effusion cell loaded with pure B in a pyrolytic graphite crucible and all epilayers were about 0.6 \mu m thick. Information on the composition, doping and thickness of the p-Ge$_{1-x}$C$_x$ epilayers used in this study is listed in Table I. The nominal C compositions were determined from RBS. For epilayers greatly exceeding the critical thickness, which were calibrated from other samples.

The substrate temperature during MBE growth was kept constant at 400 °C. This temperature produces layer-by-layer growth of Ge$_{1-x}$C$_x$ to avoid growth front roughness, which occurs at elevated temperatures. Also, this growth temperature minimizes outdiffusion of the B dopant into the Si substrate, and junction displacement. These Ge-rich layers were confirmed to be single crystal with good crystallinity away from the interface by channeling Rutherford backscattering (RBS). For epilayers greatly exceeding the critical thickness, it is expected that the epilayers should be relaxed with a high
The current–voltage (I–V) characteristics of the $p$-Ge$_{1-x}$C$_x$/n-Si diodes were measured and are shown in Fig. 1. The Ge$_{1-x}$C$_x$/Si structures exhibit diode rectification. All the diodes exhibited reverse breakdown voltage of -60 to -80 V, irrespective of the C concentration varying from 0% to 2%. The measured reverse saturation currents of the three $p$-Ge$_{1-x}$C$_x$/n-Si diodes at -20 V and -1 V are in the range of 34–74 pH/$\mu$m$^2$ and 10–14 pH/$\mu$m$^2$, respectively (Table I). No clear dependence of leakage current on the C concentration was observed for any of the $p$-Ge$_{1-x}$C$_x$/n-Si diodes. This measured leakage current is comparable to a reported leakage current density of 70 pH/$\mu$m$^2$ for a Si$_{0.385}$Ge$_{0.615}$ control diode with 0% C exhibits a much larger reverse saturation current, as shown in Fig. 1, than diodes which include C in the active region. This large change of reverse saturation currents between Ge$_{1-x}$C$_x$ diodes with C and without C agrees with earlier results.\(^{13}\) The C may improve the Ge/Si interface quality and consequently the diode properties, but the small differences observed among the three $p$-Ge$_{1-x}$C$_x$/n-Si diodes could be due to the small variation in C composition. Therefore, a small amount of C can have a profound impact on leakage, but adding more C leads to diminishing returns.

The I–V curves of the $p$-Ge$_{1-x}$C$_x$/n-Si diodes (Fig. 1) all show a low turn on voltage of only 0.15–0.2 V for the $p$-n Ge$_{1-x}$C$_x$/Si heterojunctions regardless of C composition. A large series resistance in the low-doped Si substrate made extrapolation of the ideality factor, but an improvement of diode properties by adding C to Ge was observed. A summary of the diode I–V characteristics is listed in Table I.

Photoresponsivity was observed for all the Ge$_{1-x}$C$_x$/Si heterojunction diodes using laser excitation at a wavelength of 1.3 $\mu$m, which is below the Si band gap ($\lambda_S$=1.1 $\mu$m). The laser beam was focused within the inner circle of the annular contact onto the bare Ge$_{1-x}$C$_x$ surface. Photocurrents were measured in these diodes which lack any anti-reflection coatings and are shown in Fig. 2. The external quantum efficiencies (EQE) were calculated (see Table I). To account for the fraction of the incident laser spot falling outside the central window area and is reflected off the annular metal contact, a correction factor of about 0.8 was multiplied by the total incident light power, assuming a two-dimensional Gaussian laser beam profile.

Small changes in the two-dimensional Gaussian laser beam profile.

---

### Table I. Selected information on the material properties, including composition, doping level, and epitaxial thickness of the samples used in this study along with representative diode characteristics of the $p$-Ge$_{1-x}$C$_x$/n-Si heterojunction photodiodes, including dark current at selected bias points, ideality factor and external quantum efficiency (EQE) at 1.3 $\mu$m.

<table>
<thead>
<tr>
<th>Sample Number</th>
<th>SGC174</th>
<th>SGC173</th>
<th>SGC175</th>
<th>SGC236</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nominal composition</td>
<td>Ge$<em>{0.992}$C$</em>{0.008}$</td>
<td>Ge$<em>{0.996}$C$</em>{0.004}$</td>
<td>Ge$<em>{0.994}$C$</em>{0.006}$</td>
<td>Ge$<em>{0.99}$C$</em>{0.01}$</td>
</tr>
<tr>
<td>P-type doping level (cm$^{-3}$)</td>
<td>2.7X10$^{18}$</td>
<td>2.1X10$^{18}$</td>
<td>1.5X10$^{18}$</td>
<td>2.0X10$^{18}$</td>
</tr>
<tr>
<td>Thickness (nm)</td>
<td>590 (RBS)$^a$</td>
<td>610 (RBS)$^a$</td>
<td>645 (RBS)$^a$</td>
<td>600 (GC)$^b$</td>
</tr>
<tr>
<td>Dark current (pA/$\mu$m$^2$)</td>
<td>14</td>
<td>12</td>
<td>10</td>
<td>414</td>
</tr>
<tr>
<td>@-1 V</td>
<td>73</td>
<td>34</td>
<td>46</td>
<td>1800</td>
</tr>
<tr>
<td>@-20 V</td>
<td>1.08</td>
<td>1.07</td>
<td>1.05</td>
<td>1.19</td>
</tr>
<tr>
<td>Ideality factor</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>External quantum efficiency (%)</td>
<td>2.2</td>
<td>2.0</td>
<td>1.3</td>
<td>2.2</td>
</tr>
<tr>
<td>@1.3 $\mu$m</td>
<td>2.8</td>
<td>2.5</td>
<td>1.6</td>
<td>2.8</td>
</tr>
<tr>
<td>corrected</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*RBS: determined by RBS measurements.

GC: estimated from growth condition.

---

*Fig. 1. The measured I–V characteristics (semi-log form) of the $p$-Ge$_{1-x}$C$_x$/n-Si diodes with 0%, 0.8%, 1.4%, and 2.0% carbon.*
exhibits a much larger reverse saturation current (≈400 pA/diode) than that of a comparable p-Ge$_{1-x}$C$_x$/n-Si diode (10 pA/μm$^2$ at −1 V), suggesting that C could improve the Ge$_{1-x}$C$_x$ epilayer quality and suppress photodiode dark currents. High reverse breakdown voltages in excess of −60 and some up to −80 V are observed in all of the p-Ge$_{1-x}$C$_x$/n-Si diodes, including the p-Ge/n-Si diode. Despite the large number of dislocations and defects at the heterojunction, photoresponses with a measured EQE of 1.3%–2.2% from the Ge$_{1-x}$C$_x$ epilayers were observed by 1.3 μm laser excitation, and allow fiber-optic compatible photonics on a Si platform. There may be some nonlinear dependence of EQE on carbon concentration.

In conclusion, p-n photodiodes made from a heterojunction of epitaxial p-type Ge$_{1-x}$C$_x$ with nominal carbon percentages (0≤x≤0.02) on n-type Si substrate were demonstrated. The I-V curves indicate that the p-Ge/n-Si diode exhibits a much larger reverse saturation current (~400 pA/μm$^2$ at −1 V) than that of a comparable p-Ge$_{1-x}$C$_x$/n-Si diode (10 pA/μm$^2$ at −1 V), suggesting that C could improve the Ge$_{1-x}$C$_x$ epilayer quality and suppress photodiode dark currents. High reverse breakdown voltages in excess of −60 and some up to −80 V are observed in all of the p-Ge$_{1-x}$C$_x$/n-Si diodes, including the p-Ge/n-Si diode. Despite the large number of dislocations and defects at the heterojunction, photoresponses with a measured EQE of 1.3%–2.2% from the Ge$_{1-x}$C$_x$ epilayers were observed by 1.3 μm laser excitation, and allow fiber-optic compatible photonics on a Si platform. There may be some nonlinear dependence of EQE on carbon concentration.

The authors wish to thank J. O. Olowolafe for useful discussions. This work was supported by the National Science Foundation (Grant No. ECS-9624160) and by DARPA (sponsored Research Agreement with Texas Instruments, Inc. under Grant No. SRA-3312665).

The effect of composition on the thermal stability of Si$_{1-x-y}$Ge$_x$C$_y$/Si heterostructures

L. V. Kulik,
D. A. Hils, M. W. Dashiell, and J. Kolodzey

Department of Electrical and Computer Engineering, University of Delaware, Newark, Delaware 19716

(Received 14 November 1997; accepted for publication 17 February 1998)

The thermal stability of molecular beam epitaxy grown Si$_{1-x-y}$Ge$_x$C$_y$/Si heterostructures ($0 \leq x < 0.30$, $y < 0.008$) was studied using infrared absorption spectroscopy. The local vibrational mode of C in Si and Si$_{1-x-y}$Ge$_x$ was used to quantify the loss of C atoms from substitutional sites with high temperature annealing. The activation energy ($E_a = 4.9$ eV) for the loss of substitutional C achieved a maximum for the strain compensated alloy ($x \sim 0.1$). An additional increase of Ge content resulted in a rapid decrease in $E_a$, which was found to be 3.4 eV for $x \sim 0.27$. The non-monotonic behavior of $E_a$ on Ge content is explained by the effect of the interface strain between the epitaxial layer and Si substrate. © 1998 American Institute of Physics.

The thermal stability of molecular beam epitaxy grown Si$_{1-x-y}$Ge$_x$C$_y$/Si heterostructures (0 ≤ x < 0.30, y < 0.008) was studied using infrared absorption spectroscopy. The local vibrational mode of C in Si and Si$_{1-x-y}$Ge$_x$ was used to quantify the loss of C atoms from substitutional sites with high temperature annealing. The activation energy ($E_a = 4.9$ eV) for the loss of substitutional C achieved a maximum for the strain compensated alloy ($x \sim 0.1$). An additional increase of Ge content resulted in a rapid decrease in $E_a$, which was found to be 3.4 eV for $x \sim 0.27$. The non-monotonic behavior of $E_a$ on Ge content is explained by the effect of the interface strain between the epitaxial layer and Si substrate. © 1998 American Institute of Physics.

Band-gap tailoring and lattice matching of Si$_{1-x-y}$Ge$_x$C$_y$/Si heterostructures have the potential to improve the performance and capabilities of Si based optoelectronics. Although remarkable progress in molecular beam epitaxy (MBE), chemical vapor deposition (CVD), and solid phase epitaxy (SPE) of Si$_{1-x-y}$Ge$_x$/Si heterostructures has been achieved, important questions concerning growth kinetics and thermal stability are not yet fully understood. These growth techniques occur far from equilibrium forming metastable alloys with C concentrations exceeding the equilibrium solubility by up to four orders of magnitude. The magnitude of the C supersaturation in these alloys imposes limitations on thermal processing, beyond which the alloy will relax to its equilibrium state. Under high temperature treatment, the relaxation of metastable Si$_{1-y}$C$_y$ alloys occurs by the formation of thermodynamically stable β-SiC precipitates of small grain size (3–5 nm). However, post-growth device processing of these heterostructures requires that the structural properties and alloy compositions remain stable during heat treatments. There have been a number of reports on the measurements of thermal stability of Si$_{1-y}$C$_y$/Si heterostructures, but little is known of Si$_{1-x-y}$Ge$_x$C$_y$/Si alloys. We report on the effect of Ge on the thermal stability of Si$_{1-x-y}$Ge$_x$C$_y$/Si heterostructures in the most technologically interesting region of Ge contents (0 < x < 0.30).

Si$_{1-x-y}$Ge$_x$C$_y$ layers were grown by MBE on p-type float zone Si(100) substrates. The Si–C beam was formed by thermally heating a float zone refined silicon ingot contained in a pyrolytic graphite crucible. Zone refined intrinsic Ge was evaporated from a pyrolytic BN crucible. The substrate temperature during growth was 400 °C. All layers were grown approximately 150 nm thick and were recrystallized at 650 °C for 30 min prior to the annealing experiment and compositional analysis. The recrystallization temperature and time were chosen so to maximize the integrated absorption of the local vibrational mode (LVM) of substitutional C in the layer. The procedure is similar to that used by Strane during the SPE growth of implanted Si$_{1-x-y}$Ge$_x$C$_y$ layers which resulted in nearly all C atoms occupying substitutional sites. X-ray diffraction and Raman spectroscopy were applied to quantify the amount and uniformity of substitutional C and Ge in our samples. X-ray rocking curve analysis of the symmetric (004) and asymmetric (224) reflections revealed that the Si$_{1-x-y}$Ge$_x$C$_y$ layers with x < 0.2 were fully strained. Further details on the MBE growth conditions can be found in Ref. 8.

Samples were cut into 1 cm² pieces and annealed in a quartz furnace purged by pure N₂ at atmospheric pressure in the temperature region from 750 to 1000 °C for various times. Fourier transform infrared absorption spectroscopy (FTIR) was used to analyze the amount of substitutional C during annealing through the integrated absorbance of the local vibrational mode of C in Si.

The left inset in Fig. 1 displays the room temperature FTIR spectra of the Si$_{0.992}$C$_{0.008}$ (solid line). The full width at half maximum (FWHM) of the substitutional C local vibrational mode (C-LVM) at 607 cm⁻¹ of Si$_{0.992}$C$_{0.008}$ is about 14 cm⁻¹, close to that found by Strane et al. The dashed line shows the absorbance of the Si$_{0.722}$Ge$_{0.27}$C$_{0.008}$ alloy, illustrating the spectral shift of the C-LVM to lower energies due to the effect of Ge on the bonding strength.

Figure 1 shows absorption spectra of Si$_{0.992}$Ge$_{0.008}$C$_{0.008}$ annealed at 908 °C for different times. The spectra consists of two main lines at 602 and at 815 cm⁻¹. The asymmetric line at 815 cm⁻¹ with FWHM ~66 cm⁻¹ is associated with the vibration of coherent SiC precipitates. The line at 602 cm⁻¹ is the vibrational mode of substitutional C. With progressive annealing, the absorbance at 602 cm⁻¹ decreases while that of the 815 cm⁻¹ mode increases showing that C atoms transfer from substitutional sites to SiC precipitates. Samples were annealed until the C vibrational mode disappeared (the uppermost spectrum in Fig. 1). The spectrum without the C mode was then subtracted from the others as a reference to remove all irrelevant spectral features when determining the integrated absorbance of the C-LVM. This procedure was especially important for Si$_{1-x-y}$Ge$_x$C$_y$/Si het-

---

On leave from The Institute of Solid State Physics, Russian Academy of Sciences, Chernogolovka, Moscow Region, Russia.
We believe that the initial drop of $a$ is the result of C loss.

The integrated absorption of the C-LVM ($a$) for Si$_{0.892}$Ge$_{0.1}$ alloys versus annealing time at 908 °C is presented in the right inset to Fig. 1. It can be fit with an exponential decay function

$$
\alpha = a_0 \times \exp\left(-\frac{t}{\tau}\right).
$$

with $a_0$ and $\tau$ being the initial absorption coefficient and decay constant, respectively. To ensure the accuracy of the fitting procedure, $a$ was measured over a duration in which its magnitude decreased by at least one order of magnitude; see the right inset in Fig. 1. Similar to Strane et al., we found a rapid nonexponential decrease in $a$ during the initial annealing steps at annealing temperature less than 900 °C, which was followed by a continuous exponential decay of $a$ for the remainder of the annealing sequence. X-ray diffraction measurements, however, showed that the layer strain decreased exponentially for the entire annealing sequence with the same decay constant as the exponential part of $a$ decay.

We believe that the initial drop of $a$ is the result of the formation of a transitional Si–C phase partially preserving the layer strain, which precedes the precipitation of $\beta$-SiC. In fact, during the initial drop of $a$, no characteristic $\beta$-SiC absorption was observed in FTIR spectra. Therefore, only the onset of the exponential part of the $a$ decay curve will be considered further.

Figure 2 presents the Arrhenius plot relating the measured decay constant for loss of substitutional C versus annealing temperature for Si$_{1-x-y}$Ge$_x$C$_y$/Si heterostructures with $x=0, 0.1, 0.23$. For each value of Ge content, $1/\tau$ reveals thermally activated behavior over the entire temperature range.

The magnitude of $E_a$ for the Si$_{0.992}$C$_{0.008}$ alloy found from the best fit of the experimental points is 4.45±0.15. The $E_a$ for the Si$_{0.892}$Ge$_{0.1}$C$_{0.008}$ layer is 4.9±0.2 eV. The values of $E_a$ for Si$_{1-y}$Ge$_y$/Si and Si$_{1-x-y}$Ge$_x$C$_y$/Si ($x \approx 0.1$) heterostructures are in good agreement with the prior results measured in the high temperature annealing region (1000–1130 °C) for this same composition (4.5 and 5.3 eV, respectively), and far exceeds the activation energy of C diffusion in bulk Si near the C solubility limit (3.1 eV). A discrepancy between our activation energy for Si$_{1-y}$Ge$_y$/Si versus a lower value obtained by Fischer et al. ($E_a = 3.3$ eV) may be due to surface oxidation during their annealing sequence. Due to volume considerations, the formation of SiO$_2$ will inject one silicon self-interstitial for each of the two-oxygen atoms. Carbon diffusion is enhanced in the presence of a supersaturation of Si self-interstitials, as C diffusion is believed to be dominated by a mobile interstitial C–Si pair. For the temperature range of 800–1100 °C, Ladd et al. measured an increase in C diffusivity by approximately one to two orders of magnitude during annealing in an oxidizing ambient and during a phosphorus in-diffusion when compared to annealing in a nitrogen ambient. The former two environments produce a Si self-interstitial concentration in excess of the equilibrium concentration. The surface oxide observed during Fischer’s work may have been a source of excess Si self-interstitial defects, resulting in increased C diffusivity and thus a lower barrier to loss of substitutional C. During our experiments, we took great care to ensure all annealing was performed in a pure N$_2$ environment. Combining our results with those of Ref. 7, a unitary activation behavior for the loss of substitutional C for Si$_{1-y}$Ge$_y$/Si and Si$_{1-x-y}$Ge$_x$C$_y$/Si ($x \approx 0.1$) heterostructures in the entire temperature region 830–1130 °C is concluded.

As shown in Fig. 3, the $E_a$ vs Ge content achieves maximum at $x \approx 0.1$, and decreases rapidly at higher $x$. Such a behavior can be understood as the competition of opposing contributions to $E_a$: (i) the mismatch between Si–Si and Si–C bonds becomes larger with Ge content which acts to decrease $E_a$, and (ii) the interface strain between the...
layer and the Si substrate decreases as the small addition of Ge to Si$_{1-x}$Ge$_x$C compensates the tensile strain in the layer$^2$ thus increasing $E_a$. In our case the strain compensation is attained at $x \sim 0.1$, which was verified by x-ray diffraction measurements. At $x \sim 0.1$ when the C atoms leave substitutional lattice sites, the strain energy increases by a value $\Delta E$, as opposed to in Si$_{1-x}$C$_y$ layers where the strain energy decreases with loss of substitutional C. From continuous elastic theory the contribution from interface strain at $x \sim 0.1$ ($2\Delta E$) could be estimated as $\sim 0.1$ eV per C atom.$^4$ This value is in reasonable agreement with the experimental results if one takes into account the limitations of the elastic theory approach for SiGeC alloys with large mismatch between Si-Si(Ge), and Si(Ge)-C bonds.$^2,^3$

In conclusion, we present temperature stability measurements of Si$_{1-x-y}$Ge$_x$C$_y$/Si and Si$_{1-y}$C$_y$/Si MBE grown heterostructures with $(0.0 \leq x \leq 0.30, y = 0.008)$. The ternary alloy Si$_{1-x-y}$Ge$_x$C$_y$/Si heterostructure with small $x \sim 0.1$ was found to have higher activation energy for substitutional C loss than for the binary Si$_{1-y}$C$_y$ alloy. The activation energy achieves a maximum in the structure with zero interface strain between the Si substrate and Si$_{1-x-y}$Ge$_x$C$_y$ layers ($x \sim 0.10$ and $y = 0.008$) and rapidly decreases as the Ge fraction is further increased. Thus, ternary unstrained layers grown on Si substrate might hold the greatest potential for device processing at elevated temperatures for Si based heterostructure technology.

The authors acknowledge support from ONR Grant No. N00014-93-1-0393, DARPA Contract No. F49620-96-C-0006, and ARO Grant No. DAAH04-95-1-0625. They also thank P. Thompson and M. Fatemi of the Naval Research Laboratory for x-ray rocking curve measurements, and G. Watson of the Department of Physics and Astronomy of the University of Delaware for Raman measurements. Special thanks to H. J. Osten of the Institute of Semiconductor Physics in Frankfurt (Oder) for useful discussions.

Optical properties and band structure of Ge$_{1-y}$C$_y$ and Ge-rich Si$_{1-x-y}$Ge$_x$C$_y$ alloys

K.E. Junge$^a$, N.R. Voss$^a$, R. Lange$^a$, J.M. Dolan$^a$, Stefan Zollner$^{a,*}$, M. Dashiel$^b$, D.A. Hits$^b$, B.A. Orner$^b$, R. Jonczyk$^b$, J. Kolodzey$^b$

$^a$Ames Laboratory and Department of Physics and Astronomy, Iowa State University, Ames, IA 50011, USA
$^b$Department of Electrical and Computer Engineering, 140 Evans Hall, University of Delaware, Newark, DE 19716, USA

Abstract

We measured the dielectric function of Ge$_{1-y}$C$_y$ and Ge-rich Si$_{1-x-y}$Ge$_x$C$_y$ alloys from 1.6 to 5.2 eV using spectroscopic ellipsometry. These alloys were grown by molecular beam epitaxy at 600°C on (001) Si substrates. Analytic lineshapes fitted to numerically calculated derivatives of their dielectric functions determined the critical-point parameters of the $E_1$, $E_1 + \Delta_1$, $E_0'$, and $E_2$ transitions. The critical-point energies of the Ge$_{1-y}$C$_y$ alloys were found to be indistinguishable from those of bulk Ge. This indicates that the presence of C in these alloys has no detectable influence on the band structure. The amplitude of the ellipsometric spectra is much lower than for bulk Ge, which can be attributed to surface roughness and explained within the framework of the Kirchhoff theory of diffraction or using effective medium theory. The degree of surface roughness indicated by optical measurements was verified by atomic force microscopy. © 1998 Elsevier Science S.A.

Keywords: Optical properties; Dielectric function; Germanium; Carbon

1. Introduction

Group-IV alloys promise improved performance of Si-based devices without using smaller VLSI length scales [1]. A detailed understanding of their optical properties is needed for monitoring of epitaxial growth, but our knowledge is sketchy, confined to bulk Si$_x$Ge$_{1-x}$ data [2] and limited data for epitaxial films [3–5]. The introduction of C into Si$_x$Ge$_{1-x}$ reduces the strain (and associated defects) in pseudomorphic layers and provides an additional parameter for band structure engineering [6].

The $E_1$ and $E_1 + \Delta_1$ critical points (CPs) of pseudomorphically strained Si$_{1-x}$Ge$_x$ films on Si can be understood using bulk data, if the biaxial strain is taken into account using deformation potentials [3–5]. Surprisingly (in contrast to theoretical predictions and photoluminescence measurements of the indirect gap), the same is also true for Si$_{1-y}$C$_y$ [7–14] and Si$_{1-x-y}$Ge$_x$C$_y$ alloys ($x \leq 0.3$, $y \leq 0.02$) [15]. The CP parameters for the ternary Si$_{1-x-y}$Ge$_x$C$_y$ alloys are difficult to interpret, since the C and Ge fractions are not known with sufficient accuracy (0.1%). A broadening of the CPs is observed with increasing disorder, particularly when adding C [15].

In this work, we use spectroscopic ellipsometry and atomic force microscopy (AFM) to study Ge$_{1-y}$C$_y$ and Ge-rich Si$_{1-x-y}$Ge$_x$C$_y$ on Si. The large lattice mismatch is relaxed by defects at the interface (e.g. dislocations). We have shown previously that the dielectric response of Ge on Si is similar to that of bulk Ge, since most misfit dislocations are localized near the interface [16–18]. We find that the CP energies of
Table 1
Composition and thickness \((d)\) of samples studied. The ratio of substitutional to total C is given in parentheses, see Ref. [24]

<table>
<thead>
<tr>
<th>Sample</th>
<th>Si fraction</th>
<th>Ge fraction</th>
<th>C fraction</th>
<th>(d) ((\mu m))</th>
</tr>
</thead>
<tbody>
<tr>
<td>SGC-32</td>
<td>0</td>
<td>0.97</td>
<td>0.03</td>
<td>0.582</td>
</tr>
<tr>
<td>SGC-31</td>
<td>0</td>
<td>0.98</td>
<td>0.02</td>
<td>0.139</td>
</tr>
<tr>
<td>SGC-30</td>
<td>0</td>
<td>0.99</td>
<td>0.01</td>
<td>0.136</td>
</tr>
<tr>
<td>SGC-70</td>
<td>0.11</td>
<td>0.88</td>
<td>0.01 ((\leq 0.25))</td>
<td>0.19</td>
</tr>
<tr>
<td>SGC-69</td>
<td>0.11</td>
<td>0.88</td>
<td>0.01 ((\geq 0.70))</td>
<td>0.14</td>
</tr>
<tr>
<td>SGC-68</td>
<td>0.11</td>
<td>0.88</td>
<td>0.01 ((\leq 0.25))</td>
<td>0.14</td>
</tr>
<tr>
<td>SGC-67</td>
<td>0.135</td>
<td>0.845</td>
<td>0.02 ((\leq 0.25))</td>
<td>0.14</td>
</tr>
</tbody>
</table>

Ge\(_{1-y}C_y\) and Ge-rich Si\(_{1-x-y}Ge_xC_y\) alloys are not affected by C, in agreement with similar work by Krishnamurthy et al. [18]. Apparently, it is much more difficult to form Ge-C bonds than Si-C bonds [19]. These samples are very rough, a fact which can be described using the theory of Ohlidal and Lukeš [20] or effective medium theory.

2. Growth and characterization

The alloys were grown by molecular beam epitaxy (MBE) on Si (001) at 600°C ([21-24] and Hits et al., unpublished results). Ge was thermally evaporated in a pyrolytic boron nitride crucible at 1260°C, and Si in a pyrolytic graphite crucible at 1685°C. The C source consisted of a pyrolytic graphite filament. Growth rates were typically 0.06 \(\mu\)m/h.

Film compositions (Table 1) were measured by Rutherford backscattering (RBS). The amount of substitutional C in Ge-rich Si\(_{1-y}Ge_yC_y\) alloys was studied using ion channeling. In SGC-67, SGC-68, and SGC-70 less than 25%, but in SGC-69 at least 70% of the total C was found to be substitutional [24]. The probable C source for SGC-69 was the graphite crucible used for evaporating Si, because the C filament was turned off. The amount of substitutional C in Ge\(_{1-y}C_y\) alloys is not known, but is expected to be low [18].

3. Ellipsometry

The pseudodielectric functions [25] \(\varepsilon\) of these layers were measured ex situ from 1.6 to 5.2 eV with a spectroscopic ellipsometer of the rotating analyzer-type [26]. Fig. 1 shows \(\varepsilon\) for Ge\(_{1-y}C_y\) in comparison with bulk Ge [2] (solid line). The Ge\(_{1-y}C_y\) alloys resemble the spectrum of bulk Ge except for a lower amplitude attributed to surface roughness, which will be discussed later. \(\varepsilon\) of Ge-rich Si\(_{1-x-y}Ge_xC_y\) alloys is given in Fig. 2.

The spectra in Figs. 1 and 2 show a double-peak structure above 2 eV (the \(\varepsilon_1\) and the \(\varepsilon_1 + \Delta_1\) doublet), a shoulder near 3 eV (\(\varepsilon_1'\)), and a third peak near 4.2 eV (\(\varepsilon_2\)). These peaks are due to CPs arising from direct band-to-band transitions at various regions in the Brillouin zone [27]. For a further analysis of these CPs, we numerically calculate the second derivative of \(\varepsilon\) with respect to photon energy (shown by symbols in Fig. 3) and perform a line shape analysis. We describe the CPs using a mixture of a 2D minimum and a saddle point [27]

\[
\varepsilon(\omega) = C - A \ln(\hbar \omega - E_g - i\Gamma) \exp(i\phi),
\]

where \(\hbar \omega\) is the photon energy, \(E_g\) the energy of the CP, \(\Gamma\) its broadening, \(A\) its amplitude (oscillator strength), and \(\phi\) the phase angle describing the amount of mixing. The parameters obtained from the lineshape analysis for Ge\(_{1-y}C_y\) and Ge-rich Si\(_{1-x-y}Ge_xC_y\) alloys are given in Table 2 and Table 3, respectively. For comparison, the parameters of bulk Ge from Viña et al. [27] and a commercial bulk Ge
Table 2
Critical point (CP) parameters of Ge$_{1-x}$C$_x$: amplitude ($A$), energy ($E_p$), broadening ($\Gamma$), and excitonic phase ($\Phi$). The phase angle of the $E_1 + \Delta_1$ transition was forced to be the same as that of $E_1$.

<table>
<thead>
<tr>
<th>Sample</th>
<th>CP</th>
<th>$A$ (1)</th>
<th>$E_p$ (eV)</th>
<th>$\Gamma$ (eV)</th>
<th>$\Phi$ (deg)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SGC-32</td>
<td>$E_1$</td>
<td>1.27(7)</td>
<td>2.12(1)</td>
<td>0.071(3)</td>
<td>142(4)</td>
</tr>
<tr>
<td></td>
<td>$E_1 + \Delta_1$</td>
<td>1.1(2)</td>
<td>2.32(1)</td>
<td>0.09(4)</td>
<td>same</td>
</tr>
<tr>
<td></td>
<td>$E_0'$</td>
<td>0.6(1)</td>
<td>2.98(2)</td>
<td>0.20(2)</td>
<td>$-15(12)$</td>
</tr>
<tr>
<td></td>
<td>$E_0''$</td>
<td>0.7(1)</td>
<td>0.13(1)</td>
<td>0.88</td>
<td>181(9)</td>
</tr>
<tr>
<td>SGC-31</td>
<td>$E_1$</td>
<td>0.57(6)</td>
<td>2.120(4)</td>
<td>0.066(3)</td>
<td>136(7)</td>
</tr>
<tr>
<td>$y = 0.03$</td>
<td>$E_0'$</td>
<td>0.38(8)</td>
<td>3.00(3)</td>
<td>0.24(3)</td>
<td>$-34(12)$</td>
</tr>
<tr>
<td></td>
<td>$E_0''$</td>
<td>0.7(1)</td>
<td>4.37(1)</td>
<td>0.12(1)</td>
<td>120(8)</td>
</tr>
<tr>
<td>SGC-30</td>
<td>$E_1$</td>
<td>1.3(2)</td>
<td>2.113(5)</td>
<td>0.064(4)</td>
<td>119(8)</td>
</tr>
<tr>
<td>$y = 0.02$</td>
<td>$E_0'$</td>
<td>0.9(2)</td>
<td>3.03(3)</td>
<td>0.22(3)</td>
<td>$-25(15)$</td>
</tr>
<tr>
<td></td>
<td>$E_0''$</td>
<td>1.2(2)</td>
<td>4.61(1)</td>
<td>0.116(7)</td>
<td>145(6)</td>
</tr>
<tr>
<td>Bulk</td>
<td>$E_1$</td>
<td>5.5(3)</td>
<td>2.114(2)</td>
<td>0.057(2)</td>
<td>86(4)</td>
</tr>
<tr>
<td>$y = 0.00$</td>
<td>$E_0'$</td>
<td>3.0(6)</td>
<td>3.05(2)</td>
<td>0.20(2)</td>
<td>$-29(12)$</td>
</tr>
<tr>
<td>(Eagle Picher)</td>
<td>$E_0''$</td>
<td>3.0(6)</td>
<td>3.05(2)</td>
<td>0.20(2)</td>
<td>$-29(12)$</td>
</tr>
<tr>
<td>Ref. [17]</td>
<td>$E_2$</td>
<td>8(1)</td>
<td>4.37(1)</td>
<td>0.164(9)</td>
<td>165(9)</td>
</tr>
<tr>
<td>Bulk (Vihia et al. [27])</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bulk</td>
<td>$E_1$</td>
<td>2.113(3)</td>
<td>0.06(1)</td>
<td>71(4)</td>
<td></td>
</tr>
<tr>
<td>$y = 0.00$</td>
<td>$E_1 + \Delta_1$</td>
<td>2.298(3)</td>
<td>0.07(2)</td>
<td>same</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$E_0'$</td>
<td>3.11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$E_0''$</td>
<td>4.368(4)</td>
<td>0.109(9)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

$\langle 001 \rangle$ sample (Eagle Picher) measured with our instrument are also given in Table 2. The CP parameters for Ge$_{1-x}$C$_x$, see Table 2, are similar to those of bulk Ge with a few exceptions. Firstly, we note that the $E_1$ energy increases slightly with C concentration, but still remains within the error bars of the bulk energy. The C in these samples hardly affects the band structure. On the other hand, we would expect a 50 meV/\%C shift for substitutional C [15]. Small amounts of substitutional C were also found by Krishnamurthy et al. [18]. Secondly, the CP broadenings increase with C incorporation due to the increasing disorder or random shear strains. The phase angle for the $E_1$ CP is large due to interference from the substrate. (We did not correct our spectra to take into account the finite film thickness, since this does not affect our conclusions.) In our analysis, we treat the spin-orbit splitting parameter $\Delta_1$ as a free parameter (since it is a measure for the shear strain in the sample [15]) and find $\Delta_1 \approx 200$ meV, indicating little shear strain if any.

The CP parameters for SGC-67, SGC-68, and SGC-70, see Table 3, can be explained by the binary Si$_{1-x}$Ge$_x$ system, because less than 25\% of the total C is substitutional (24). Hits et al., unpublished results). The $E_1$ energy, see Eq. 4b of Ref. [2], gives an effective Si concentration which is $\sim 3$\% lower than given by the RBS data (24), Hits et al., unpublished results). The broadening has increased and the amplitude has decreased, a fact which is attributed to surface roughness. The energy we measured for the broad $E_0''$ CP is slightly lower than in the bulk within our uncertainty. The CP parameters of SGC-69 and SGC-70 are virtually identical. We conclude that the substitutional C in SGC-69 is not affecting $E_1$.

4. Surface roughness

The low amplitude of $\langle \epsilon \rangle$ can be explained by surface roughness of the order of the optical penetration depth. The sum rule [28]

$$N_{\text{eff}} = \left[ 2 m_0 e_0 / (\pi e^2) \right] \int_{0.45 eV}^{5.2 eV} \omega \varepsilon_2(\omega) d\omega$$

(2)

can evaluate the effective electron density $N_{\text{eff}}$ from
Table 4: Effective electron density $N_{\text{eff}}$ and static dielectric constant $\varepsilon_\text{r}(0)$ calculated from $\varepsilon_\text{r}(\omega)$ using sum rules, see Eq. (2) and Ref. [28]

<table>
<thead>
<tr>
<th>Sample</th>
<th>$N_{\text{eff}}$ (e$^-$/atom)</th>
<th>$\varepsilon_\text{r}(0)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bulk</td>
<td>2.1</td>
<td>14</td>
</tr>
<tr>
<td>SGC-32</td>
<td>0.8</td>
<td>7</td>
</tr>
<tr>
<td>SGC-31</td>
<td>0.4</td>
<td>4</td>
</tr>
<tr>
<td>SGC-30</td>
<td>0.9</td>
<td>7</td>
</tr>
</tbody>
</table>

$\varepsilon_2$, where $m_0$ is the free electron mass. As given in Table 4, $N_{\text{eff}}$ for Ge$_{1-x}$C$_x$ is less than half of the expected bulk Ge density. This can be understood by assuming that the epitaxial layer contains voids, which reduce the effective electron density. A similar sum rule can be derived for the static dielectric constant $\varepsilon_\text{r}(0)$ [28], see Table 4.

A quantitative description of the effect of surface roughness on $\langle \varepsilon \rangle$ was given by Ohlidal and Lukes [20] (OL). This theory is based on the Kirchhoff theory of diffraction and gives the complex reflectance ratio for the rough surface as

$$\langle \rho \rangle = \rho_0 + \frac{1}{2} \tan^2 \beta_0 \left( r_{pp}^s(\theta_1) + r_{pp}^p(\theta_1) \right) / r_s(\theta_1)$$

$$1 + \frac{1}{2} \tan^2 \beta_0 \left( r_{ss}^s(\theta_1) + r_{ss}^p(\theta_1) \right) / r_s(\theta_1)$$

(3)

It depends on the reflectance ratio $\rho_0$ of a smooth surface, a roughness parameter ($\tan \beta_0$), and complex reflectances for s and p polarized light ($r$) as well as their derivatives with respect to the slope of the roughness. The roughness parameter is an aspect ratio related to the rms surface roughness ($\sigma$) and the correlation length ($L$) by $\tan \beta_0 = \sqrt{2} \sigma / L$ [20,29].

Results of this theory are only valid in the non-diffraction limit, where the wavelengths ($\lambda \ll 4 \pi r_c \cos \theta$) must be shorter than the radius of curvature ($r_c = L^2 / \sigma = 2-5 \mu m$), which implies $\lambda \ll 8 \mu m$ in our case. The expected error in the results due to the Taylor series expansion is of the order of $(\sigma / L)^2$ because we only keep the quadratic term.

As shown in Fig. 4, the amplitude of $\langle \varepsilon \rangle$ decreases by increasing $\tan \beta_0$ in the OL theory. Similar results can be obtained within the effective medium approximation

$$\frac{\varepsilon_a - \langle \varepsilon \rangle}{\varepsilon_a + \kappa \langle \varepsilon \rangle} f_a + \frac{\varepsilon_b - \langle \varepsilon \rangle}{\varepsilon_b + \kappa \langle \varepsilon \rangle} (1 - f_a) = 0,$$

(4)

where $\kappa$ is a constant of the order of unity related to the shape of the voids ($\kappa = 2$ for spherical voids), $\varepsilon_a$ and $\varepsilon_b$ the dielectric functions of the two components (Ge and voids), and $f_a$ the Ge fraction in the film [29].

The OL theory considers the presence of an oxide layer by the identical film treatment (both boundaries are geometrically and statistically identical) [20]. The ellipsometric parameters characterizing the system are produced by the same procedure as for the simple rough surface. $\langle \rho \rangle$ is still given by Eq. (3), but $\rho_0$ is now the reflectance ratio for a smooth surface covered with an oxide with thickness $t$ and the derivatives of the reflectances are more complicated. The dielectric function of SGC-30 is shown in Fig. 5 along with the best OL fit with and without an oxide layer. Including the oxide layer leads to a better fit and a smaller roughness parameter, but the oxide is a bit thicker than we would expect for a native oxide on a smooth surface, particularly for SGC-32. The fitted roughness ratio $(\sigma / L)$ from ellipsometry, see Table 5, is shown along with measured AFM values. Considering our simple one-layer model, the agreement is reasonable.

Fig. 4. Effects of surface roughness on the dielectric function of Ge (solid line, from Ref. [2]) calculated using Eq. (3) with the roughness parameters $\tan \beta_0 = 0.14$ (double dot-dashed), 0.24 (dotted), 0.35 (dotted).

Fig. 5. Dielectric function of SGC-30 (solid line), the best fit without oxide (dotted) using Eq. (3) with $\tan \beta_0 = 0.24$, and with 34 Å of oxide and $\tan \beta_0 = 0.21$ (dashed).
5. Conclusions

The critical-point parameters of Ge$_{1-x}$C$_x$ and Ge-rich Si$_{1-x}$Ge$_x$C$_y$ alloys grown on Si (001) by MBE are similar to those of equivalent films not containing C. This indicates that C has no detectable influence on the energies of direct band-to-band transitions. The amplitude of $\langle \varepsilon \rangle$ of these alloys is lower than expected which can be explained by surface roughness or voids in the bulk (if present). The degree of surface roughness has been verified using atomic force microscopy.

Acknowledgements

Ames Laboratory is operated for US-DOE by ISU under Contract No. W-7405-Eng-82. The work at Ames was supported by the Director for Energy Research, Office of BES, and by the Iowa Space Grant Consortium. The work at Delaware was supported by AFOSR (F49620-95-0135), ARO (DAAH04-94-1-0623), DARPA (F49620-96-C-006), and ONR (N00014-93-1-0393). J.M.D. acknowledges support through a Bernice Black Durand Undergraduate Research Scholarship.

References


Table 5

<table>
<thead>
<tr>
<th>Sample</th>
<th>AFM results</th>
<th>Ellipsometry data fit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$\sigma$ (nm)</td>
<td>$L$ (nm)</td>
</tr>
<tr>
<td>SGC-70</td>
<td>21.2</td>
<td>269</td>
</tr>
<tr>
<td>SGC-69</td>
<td>19.3</td>
<td>258</td>
</tr>
<tr>
<td>SGC-68</td>
<td>21.2</td>
<td>269</td>
</tr>
<tr>
<td>SGC-67</td>
<td>20.5</td>
<td>269</td>
</tr>
<tr>
<td>SGC-31</td>
<td>0.21</td>
<td>39</td>
</tr>
<tr>
<td>SGC-30</td>
<td>34.9</td>
<td>263</td>
</tr>
<tr>
<td>SGC-32</td>
<td>9.7</td>
<td>225</td>
</tr>
</tbody>
</table>
**Size distribution of SiGeC quantum dots grown on Si(311) and Si(001) surfaces**

R. Jonczyk, a) D. A. Hits, L. V. Kulik, and J. Kolodzey
Department of Electrical and Computer Engineering, University of Delaware, Newark, Delaware 19716

M. Kaba and M. A. Barteau
Department of Chemical Engineering, University of Delaware, Newark, Delaware 19716

(Received 26 November 1997; accepted 6 February 1998)

Quantum dots of $\text{Si}_{1-x-y} \text{Ge}_x \text{C}_y$ alloys with high Ge contents were grown on Si(311) and Si(001) substrates by solid source molecular beam epitaxy and were measured by atomic force microscopy. The quantum dot layers had a nominal thickness (equivalent two-dimensional) of 4 nm. The smallest quantum dots occurred for the composition $\text{Si}_{0.99} \text{Ge}_{0.05} \text{C}_{0.01}$ on Si (311), and had a 40 nm mean diameter, an 8 nm mean height, and a density of $3.3 \times 10^{10} \text{ cm}^{-2}$. Quantum dots on Si(001) were larger and had less regular spacing than quantum dots on Si(311) with the same composition. Carbon decreased both the mean size and spacing of SiGe quantum dots and the ratio of size deviation to mean diameter. The presence of small uniform quantum dots for particular compositions is attributed to a reduction in the surface migration of adatoms due to decreased atomic surface diffusivity. These results suggest that quantum dot organization is controlled by composition, substrate orientation, strain, and surface diffusion. © 1998 American Vacuum Society. [S0734-211X(98)03803-7]

I. INTRODUCTION

Recent interest in low-dimensional nanostructures is motivated by the possibility of new electrical and optical properties compared to bulk and two-dimensional (2D) layers. Sufficiently small structures are expected to exhibit quantum confinement effects at room temperature, short propagation delays, and Terabit cm$^{-1}$ confinement effects at room temperature, short propagation properties compared to bulk and two-dimensional (2D) layers.

Quantum dot formation has been observed in the GeC system, but not previously in quantum dot layers. In this article, we report on the size distribution of SiGeC quantum dots grown on Si(311) and Si(001) surfaces, and compare the effects of composition, strain, and substrate orientation.

II. EXPERIMENT

The samples were grown by solid source molecular beam epitaxy (MBE) as described elsewhere. Solid thermal sources were used for Si and Ge, and a heated graphite filament was used for C. The substrate temperature was 600 °C for all layers. X-ray diffraction indicated that these conditions typically produce single crystal epitaxial layers oriented with the substrate, for thick layers. The Si atomic fraction was varied from 0 to 0.1, and the C fraction was varied from 0 to 0.01. No surfactants, such as atomic H, were used during growth. The nominal thickness was 4 nm, which is the thickness of an equivalent flat layer having the same volume as the quantum dot layer. The compositions were inferred from growth conditions calibrated by Rutherford backscattering spectrometry and by electron microprobe measurements of thicker samples grown under identical conditions.

The layers were examined by atomic force microscopy (AFM), performed with a Digital Instruments Nanoscope III using the tapping mode technique with single crystal Si cantilevers having a nominal tip radius of 10 nm. All samples were taken from the center of the wafer. To further ensure that the results were not due to local variations, several AFM scans were taken across the diameter of each wafer. The size and spacing data in Table I were obtained by analyzing the features from AFM scans. The quantum dot area was taken

---

a)Electronic mail: jonczyk@ee.udel.edu
at a vertical position located two times the root mean square (rms) surface roughness away from the mean base line 2D surface. The quantum dot diameter is calculated from the quantum dot area assuming a circle of the same area as the quantum dot.

### III. RESULT AND DISCUSSION

Figure 1(a) shows a top view of SiGe quantum dots on Si (311) together with the quantum dot-area distribution.

![Image](a)

Both large coalesced quantum dots and small coherent quantum dots are present in this sample. The size distribution shows a peak for large quantum dots at about 90 nm diameter and a somewhat broader peak for small quantum dots at 35 nm. Between these two maxima quantum dots of all sizes exist at a fairly constant rate. Quantum dots grown under similar conditions but containing C are shown in Fig. 1(b). The presence of C decreased the mean size of the quantum dots, reduced the range of feature sizes, and will be shown later by Fourier analysis, and narrowed the quantum dot size distribution to only one strong peak at 40 nm quantum dot diameter. SiGeC samples grown under identical conditions on Si(001) substrates showed that C had similar effects on the quantum dot size distribution and quantum dot feature sizes, however the effect was less pronounced than for samples grown on (311). This indicates that the substrate orientation affects the quantum dot size. The addition of C to Ge quantum dots grown on (311) substrates yielded only a slight reduction in size and quantum dot spacing. We attribute the reduced effect of C on pure Ge to low substitutional incorporation of C in Ge. Statistics for all layers discussed above are given in Table I. As indicated in Table I, the range of compositions and substrate orientations investigated, the smallest quantum dots were obtained for SiGeC compositions on Si(311). It is also worth noting that, although smaller quantum dots are expected to have a smaller deviation of sizes, C reduced the ratio of quantum dot size deviation to quantum dot diameter, indicating higher regularity in SiGe layers containing C.

To determine the distribution of sizes, Fourier analysis was performed. The Fourier transform is proportional to the number of occurrences of the spatial wave vector, k. The spatial wavelength, \(2\pi/k\), is the characteristic length associated with periodic spatial variations, including diameters, spacings, and vertical slopes of quantum dot edges. Two types of Fourier transforms were performed on the surfaces: 2D based on the two-axis (x-y) raster scans, and one dimensional (1D) based on only the x coordinate of sequential line scans. The 2D spectrum showed circular symmetry, indicating no preferred orientation on any of the substrates. The 1D Fourier intensity power spectrum, the square of the Fourier transform, is plotted versus spatial wavelength in Fig. 2, for the quantum dots of Fig. 1. The addition of C to SiGe reduced the mean value and the relative-range deviation of the

---

**Table I.** Nanostructure properties including composition, orientation of Si substrates, and statistical properties of quantum dots for 2 \(\mu\text{m}\times 2 \mu\text{m}\) AFM scans of samples. Dev/dia is the standard deviation of the diameter distribution divided by the diameter.

<table>
<thead>
<tr>
<th>Sample No.</th>
<th>Composition</th>
<th>Substr. orient.</th>
<th>Dot diameter (nm)</th>
<th>Peak wavl. (nm)</th>
<th>Dot density (\text{cm}^{-2})</th>
<th>Avg. dot height (nm)</th>
<th>Dev/dia</th>
</tr>
</thead>
<tbody>
<tr>
<td>SGC191</td>
<td>Si(<em>{0.9})Ge(</em>{0.1})</td>
<td>(311)</td>
<td>70</td>
<td>141</td>
<td>(7\times10^9)</td>
<td>9.1</td>
<td>0.86</td>
</tr>
<tr>
<td>SGC180</td>
<td>Si(<em>{0.9})Ge(</em>{0.01})C(_{0.01})</td>
<td>(311)</td>
<td>40</td>
<td>64</td>
<td>(3.4\times10^{10})</td>
<td>7.6</td>
<td>0.61</td>
</tr>
<tr>
<td>SGC183</td>
<td>Si(<em>{0.9})Ge(</em>{0.01})</td>
<td>(001)</td>
<td>71</td>
<td>207</td>
<td>(6.7\times10^9)</td>
<td>12.8</td>
<td>1.23</td>
</tr>
<tr>
<td>SGC181</td>
<td>Si(<em>{0.9})Ge(</em>{0.01})C(_{0.01})</td>
<td>(001)</td>
<td>58</td>
<td>125</td>
<td>(1.2\times10^{10})</td>
<td>11.5</td>
<td>0.98</td>
</tr>
<tr>
<td>SGC204</td>
<td>Ge</td>
<td>(311)</td>
<td>105</td>
<td>231</td>
<td>(2.5\times10^9)</td>
<td>16.5</td>
<td>0.79</td>
</tr>
<tr>
<td>SGC205</td>
<td>Ge(<em>{0.01})C(</em>{0.01})</td>
<td>(311)</td>
<td>95</td>
<td>186</td>
<td>(3.0\times10^9)</td>
<td>15.6</td>
<td>0.74</td>
</tr>
</tbody>
</table>
quantum dot wavelengths. For the same composition the Si(311) quantum dots had a smaller size and range than the Si(001) quantum dots; possible reasons for this include differences in the energies, bond densities, and atomic diffusion coefficients of the two surfaces. It is worth noting in Fig. 2 that the SiGeC (311) sample had low intensities at wavelengths from 200 to 800 nm indicating significantly more uniformity than the other samples.

It is known that the addition of Si and C to Ge reduces the lattice mismatch to the Si substrate, thus increasing the critical thickness at which Stranski-Krastanov islanding occurs. The critical thickness \( t_c \) is proportional to the misfit \( \epsilon \) with \( t_c \propto \epsilon^{-4} \). Adding 10% Si to Ge increases the critical thickness by about 2 ML. Substitutional C will also increase the critical thickness. We believe that a higher critical thickness results in an array of quantum dots with higher quantum dot density at the thickness immediately after the transition from 2D growth to 3D growth. This and reduced surface diffusion due to the incorporation of Si and C, which reduces the average bond length of the alloy and hence increases the diffusion barrier for surface adatoms, could be responsible for the more evenly distributed smaller quantum dots observed in samples containing Si and C. The increased barrier against surface diffusion will decrease the coalescence of quantum dots into larger sizes, and thus a more closely spaced distribution of smaller quantum dots will be expected. The smaller and more regular quantum dot layers on Si(311) compared with Si(001) substrates may be due to surface-related differences including diffusivities, local strain, and critical thickness. For Ge\(_{0.9}Si_{0.1}\) and Ge\(_{0.95}C_{0.05}\) quantum dots under equivalent strain conditions, we found SiGe quantum dots to be smaller than GeC quantum dots, indicating that the chemical nature of the alloy affects quantum dot size in addition to strain.

IV. CONCLUSIONS

In conclusion, we have grown Ge, SiGe, GeC, and SiGeC quantum dots on (001) and (311) Si substrates. Quantum dots containing Si and C have smaller size and spacing for both (001) and (311) surfaces, and reduced deviations in size and spacing, which is crucial for applications requiring uniformity. The effect of C is stronger for alloys containing small amounts of Si, and is more prominent for alloys grown on (311) substrates. Differences between strain equivalent SiGe and GeC layers grown on (311) surfaces indicated that strain alone does not determine the geometry of quantum dot layers. These results indicate that strain, composition, and substrate orientation all play roles in quantum dot formation and provide different vehicles to control the self-assembly and self-organization of quantum dots for device applications.

ACKNOWLEDGMENTS

The authors gratefully acknowledge P. Berger, S. F. Julien, and J.-M. Lourtioz for helpful suggestions. This work was supported by the AFOSR under Contract No. F49620-95-0135, ONR under Grant No. N00014-93-10393, and DARPA under Contract No. F49620-96-C-0006.

---

COMMUNICATIONS

Precipitation of \( \beta\)-SiC in \( \text{Si}_{1-y}\text{C}_y \) alloys

C. Guedj, a) M. W. Dashiell, L. Kulik, b) and J. Kolodzey
Department of Electrical and Computer Engineering, University of Delaware, Newark, Delaware 19716

A. Hairie
Laboratoire d'Études et de Recherches sur les Matériaux (CNRS UA 6004), Institut des Sciences de la Matière et du Rayonnement, 6, Boulevard du Maréchal Juin, 14050 Caen Cedex, France

(Received 26 March 1998; accepted for publication 7 July 1998)

The infrared modes of annealed \( \text{Si}_{1-y}\text{C}_y \) alloys were studied experimentally and theoretically. The alloys were grown on Si(100) substrates by solid-source molecular beam epitaxy and were characterized by Fourier transform infrared spectroscopy. At annealing temperatures above 850 °C, the localized vibrational mode of substitutional C around 605 cm\(^{-1}\) diminished in intensity while another mode due to incoherent silicon carbide precipitates appeared at 810 cm\(^{-1}\). For lower processing temperatures, a peak around 725 cm\(^{-1}\) has been tentatively attributed to a C-rich phase, which is a precursor to SiC precipitation. Theoretical calculations based on the anharmonic Keating model predict that small (1 nm) 3C–SiC coherent precipitates may actually produce a mode at 725 cm\(^{-1}\). This mode occurs if the bonds gradually vary in length between the C-rich region and the host lattice. On the other hand, if the bonds are abruptly distorted at the edges of the precipitate, it becomes elastically isolated from the host lattice, and the 810 cm\(^{-1}\) mode appears. This study yields a picture of the thermal stability of dilute SiC alloys, which is important for the high-temperature processing steps necessary for device applications. Moreover, the coherent precipitation may provide a controllable way to form self-assembled 3C–SiC quantum dots into silicon germanium carbon alloys. © 1998 American Institute of Physics

Carbon incorporation into silicon-based microelectronics and optoelectronics provides device opportunities through band-gap and strain engineering, and diffusion control. Substitutional carbon modifies the alloy band structure and the band offsets for Si-based heterostructures. In the dilute limit, the lowest-energy configuration for C atoms is the occupation of substitutional sites, where the carbon atoms are tetrahedrally bound to Si atoms. The difference in lattice parameters and covalent radii between silicon and diamond induce high bond distortions, which results in a modification of the phonon spectrum. In the limit of the highly diluted \( \text{Si}_{1-y}\text{C}_y \) alloy, substitutional carbon gives a signature situated around 605 cm\(^{-1}\). This localized vibrational mode can be observed either by absorption spectroscopy or by Raman spectroscopy. After thermal annealings at high temperatures (>900 °C), a broad peak around 810 cm\(^{-1}\) has been observed by several groups. This phenomenon is usually attributed to silicon carbide precipitation. This result is naturally expected since the solubility of C in Si is 3 × 10\(^{17}\) cm\(^{-3}\) at the melting point and stoichiometric SiC is the only thermodynamically stable structure in the Si-C system. An additional vibrational mode situated around 725 cm\(^{-1}\) has been recently observed by infrared absorption spectroscopy for intermediate growth temperatures (~650 °C). This peak is consistent with a Si–C transitional phase, intermediate between the loss of substitutional C sites on the silicon lattice and the formation of SiC-relaxed precipitates. Here, we use a theoretical approach to demonstrate that the coherent precipitation of 3C–SiC in Si produces a vibrational mode situated between 700 and 740 cm\(^{-1}\) because of the strain-affected chemical bonds around C. The phonon mode around 810 cm\(^{-1}\) is obtained only in the case of incoherent precipitates. The latter case is characterized by the absence of crystalline continuity between the precipitates and the surrounding matrix, and the interface strain between 3C–SiC and Si may be accommodated by defects.

Our theoretical approach is based upon a valence force field model derived from Keating and taking into account the effects of carbon anharmonicity. The interactions between atoms have been modeled with an interatomic potential similar to the one of Rücker with the exception of adjusting our force coefficients to yield the correct lattice parameters and phonon modes of Si, diamond (in the Fd3m structure) and 3C–SiC at 300 K. This choice is justified by the very high precision and reliability of these experimental data, which can be obtained by x-ray diffraction, Raman spectroscopy, and absorption spectroscopy at room temperature. In addition, our set of parameters enables the computation spectroscopy for intermediate growth temperatures (~650 °C). This peak is consistent with a Si–C transitional phase, intermediate between the loss of substitutional C sites on the silicon lattice and the formation of SiC-relaxed precipitates. Here, we use a theoretical approach to demonstrate that the coherent precipitation of 3C–SiC in Si produces a vibrational mode situated between 700 and 740 cm\(^{-1}\) because of the strain-affected chemical bonds around C. The phonon mode around 810 cm\(^{-1}\) is obtained only in the case of incoherent precipitates. The latter case is characterized by the absence of crystalline continuity between the precipitates and the surrounding matrix, and the interface strain between 3C–SiC and Si may be accommodated by defects.

a) Corresponding author: electronic mail: guedj@ee.udel.edu
b) On leave from the Institute of Solid State Physics, Russian Academy of Sciences, Chernogolovka, Moscow region, Russia.

© 1998 American Institute of Physics
tion of the LO(1) mode from 3C-SiC, which cannot be obtained from the parameters given by Rücker et al. to the best of our knowledge. Our model is, therefore, ideally suited to a precise computation of lattice parameters and phonon spectra of tetrahedrally coordinated Si_{1-x}C_{x} alloys. The molecular dynamics relaxation is calculated from a 512 atom supercell by time increments of 3 fs, until the total potential energy reaches a stable minimum. We have computed both isotropic relaxations, where no external pressure is applied to the computational box, and pseudomorphic relaxations, to simulate a fully strained layer on silicon. In a further stage, the local phonon density around carbon is computed, using the recursion method detailed in Ref. 15. This algorithm enables the computation of the local phonon density around chosen atoms. The calculated spectra can be compared with absorption spectroscopy and Raman spectroscopy results after application of proper selection rules. Numerous random and ordered atomic configurations have been tested, in order to simulate the precipitation of 3C-SiC into silicon.

The application of these theoretical tools gives the following results. In the case of a 3C-SiC precipitate containing 50 carbon atoms and coherently embedded into a silicon matrix, the atomic positions after isotropic relaxation are depicted in Fig. 1. The high bond distortions of this quantum dot are clearly evident, especially around the precipitate. From that picture, it is clear that the interface energy between the matrix and the precipitate is important, in agreement with Taylor et al. Silicon carbide is more rigid than silicon, therefore, the interface between the silicon and 3C-SiC is very abrupt, and the distortion occurs across few atomic distances. The statistical distribution of Si-C bonds is represented in Fig. 2. The distribution is broadened and asymmetrically distorted by the silicon-related strain. The Gaussian fit is centered around 0.208 nm, which is between 3C-SiC (0.188 nm) and Si (0.235 nm). The more distorted bonds can reach up to 0.235 nm at the interface between the matrix and the precipitate. This local departure from perfect crystalline periodicity gives an intense phonon mode, illustrated in Fig. 3(b). This spectrum is roughly composed of the classical localized vibrational mode around 605 cm\(^{-1}\), a small peak around 660 cm\(^{-1}\), and a well-defined mode at about 725 cm\(^{-1}\). Silicon-carbon bonds situated about one spherical monolayer inside the outermost frontier of the precipitate give the most intense phonon modes around 725 cm\(^{-1}\). Curve (c) in Fig. 3 represents the local phonon density spectra averaged to all carbon atoms in the supercell. The 605 cm\(^{-1}\) localized vibrational mode is spread toward higher wavenumbers because of the high tensile strain, and the 725 cm\(^{-1}\) peak is present. These simulations are in reasonable agreement with the experimental absorption spectroscopy spectrum depicted in Fig. 3(a). The position of the mode depends upon the size of the 3C-SiC quantum dot and the strain around the precipitate. If the supercell is pseudomorphic to silicon, then the peak is situated around 560 cm\(^{-1}\). The potential energy of the system is well fitted by a sigmoidal (Boltzman) increasing function of the precipitate size, and the phonon peak shifts toward higher energies.

![Figure 1](image1.png)  
Fig. 1. View along [100] of a 3C-SiC coherent precipitate coherently em-bedded into silicon and containing 50 carbon atoms. Molecular dynamics computation is used to relax the 512 atom supercell isotropically. The solid and open spots stand for C and Si, respectively. A modified Keating model, which takes into account the anharmonicity of C, is used to model the atomic interactions.

![Figure 2](image2.png)  
Fig. 2. Statistical distribution of Si-C bonds in the 3C-SiC precipitate of Fig. 1. A Gaussian fit of the distribution is centered around 0.208 nm. The calculated bond length can reach up to 0.235 nm. For comparison, the Si-C bond length in pure 3C-SiC is 0.188 nm.

![Figure 3](image3.png)  
Fig. 3. Comparison between the experimental infrared absorption spectrum and the local phonon density calculated by the recursion method, for the 3C-SiC precipitate illustrated in Fig. 1. The experimental curve (a) is obtained with a Si_{1-x}C_{x} sample grown by molecular beam epitaxy at 650 °C. The simulated curve (b) is calculated around a single carbon atom situated at the interface between the precipitate and its surrounding matrix, while (c) is the phonon spectrum averaged over all carbon atoms in the precipitate.
when the size increases or when the precipitate becomes incoherent to its matrix. The mode observed at 725 cm\(^{-1}\) is best matched in energy by the phonon spectrum of a spherical quantum dot containing about 50 carbon atoms and coherently embedded into an isotropically relaxed matrix.

Now, we propose the following interpretation for the physical behavior of substitutional carbon into silicon (or silicon germanium) alloys during thermal annealing. For rapid thermal annealings above 1000 °C during a few seconds or at temperatures higher than 850 °C for several hours, the formation of relaxed silicon carbide precipitates seems to be unanimously accepted.\(^5\)\(^-\)\(^11\) This process is attributed to thermally activated carbon diffusion, followed by precipitation. The interface between 3C–SiC and the matrix is defective, and the nanoprecipitates are relaxed. Our calculations show that if the precipitate were coherent, then the Si–C bond length would increase up to 25% at the interface. Temperature is linked to atomic agitation, therefore, structural defects are very likely to occur at the interface for high thermal atomic vibrations. Various types of defects may be involved, either with carbon, oxygen, or other complexes. For intermediate processing temperatures (between 600 and 850 °C approximately), we suggest that substitutional carbon should have an increasing probability to jump into interstitial sites, for example, by forming a Si–C interstitial complex. It may, thereafter, produce a vacancy. Then, it could rapidly diffuse to form small-sized coherent precipitates, surrounded by a vacancy-rich matrix. The formation of such quantum dots may also depend on surface effects during the metastable growth. The additional presence of various defects might not be completely excluded, and thorough investigations have to be performed to further evaluate their nature and their density. The strain may be roughly maintained if the precipitates are coherent, because the crystalline periodicity is not completely disrupted. For obvious reasons, local elastic energy and Si–C bonds maximal distortions cannot increase indefinitely, therefore, such coherent precipitates should be highly metastable. A simulated size of ~1 nm best matches our infrared absorption experimental results, therefore, the critical radius for loss of coherency of β-SiC in Si should be superior to 1 nm for our growth conditions. Similar results have been observed with silicon germanium carbon alloys. This mechanism of coherent precipitation may provide a controllable way to form self-assembled quantum dots of ~1 nm size, which can be observed by absorption spectroscopy.

In summary, we have performed molecular dynamics simulations using a valence force field model to simulate the silicon carbide precipitation into silicon. The recently measured\(^13\) phonon mode situated around 725 cm\(^{-1}\) is computed in the case of a coherent 3C–SiC precipitate isotropically relaxed. This picture is consistent with ~1 nm β-SiC quantum dots coherently embedded into a vacancy-rich matrix. The phonon mode around 810 cm\(^{-1}\) is obtained only if the silicon carbide nanoprecipitates are incoherent. This mechanism of coherent precipitation may provide a controllable way to form self-assembled β-SiC quantum dots in silicon germanium carbon alloys.

The authors gratefully acknowledge support from ARO under Grant No. DAAH04-95-1-0625, and DARPA Contract No. F49620-96-C-0006.

The Effects of Composition and Doping on the Response of GeC–Si Photodiodes

James Kolodzey, Senior Member, IEEE, Olivier Gauthier-Lafaye, Sébastien Sauvage, Jean-Luc Perrossier, Philippe Boucaud, Francois H. Julien, Jean-Michel Lourtioz, Senior Member, IEEE, Fen Chen, Bradley A. Omer, Kristofer Roe, Cyril Guedj, R. G. Wilson, and Jennifer Spear

Abstract—The spectral responses of a series of heterojunction diodes of p-type Ge$_{1-x}$C$_x$ on n-type Si (100) substrates were measured by Fourier transform infrared (IR) spectroscopy. Alloy layers 0.5 μm thick were grown by molecular beam epitaxy at a substrate temperature of 400 °C and were doped p-type with different B concentrations. With increasing C content, the diode dark current decreased, and the optical absorption band edge shifted toward higher energy by 70 meV for 0.12 atomic percent of C. The increase in energy was attributed to the composition dependence of the bandgap rather than to strain relaxation, because the GeC layers were nearly relaxed with the same strain. The photoreponsivity was 0.07 A/W at a wavelength of 1.55 μm, and 0.2 A/W at a wavelength of 1.3 μm. These measurements show that GeC photodiodes have good properties and reasonable response at technologically important near-IR wavelengths and can be fabricated by heteroepitaxy for compatibility with Si integrated circuits.

Index Terms—Epitaxial growth, germanium alloys, infrared detectors, infrared spectroscopy, optical measurements, photodiodes, semiconductor heterojunctions.

I. INTRODUCTION

INFRARED (IR) photodetectors (PD’s) for the optical fiber communication wavelengths of 1.3 and 1.55 μm are typically made of Ge or InGaAs [1]. Epitaxial IR detectors on Si substrates are attractive for circuit integration, provided that the detector properties and the reliability are adequate [2]. The 4% lattice mismatch of epitaxial Ge on Si produces strain that relaxes by dislocation and defect formation in thick layers [1]. The addition of C to Ge reduces the strain thus limiting the formation of dislocations, and also reduces the diffusion of dopants [3]. The effects of C on device properties are not yet well understood. The optical and electrical characteristics of GeC photodiodes are therefore interesting both fundamentally and technologically. We report here on measurements of the photoresponse of GeC–Si heterojunction photodiodes on Si substrates, to determine if the layers are suitable for device applications.

II. EXPERIMENTAL APPROACH

A. Device Fabrication

The p-doped GeC layers were grown by solid source molecular beam epitaxy (MBE) at 400 °C using methods described elsewhere [4], [5]. The substrates were n-type Si (100) with a doping concentration of 3 x 10$^{13}$ cm$^{-3}$. The Ge source was a thermal effusion cell operating from 1310 °C to 1325 °C with a pyrolytic boron nitride (pBN) crucible. The C source was a pyrolytic graphite filament heated by currents up to 48 A. The p-type dopant source was a high temperature effusion cell containing elemental B in a crucible of pyrolytic graphite in a W metal jacket, operating from 1450 °C to 1650 °C. The alloy growth rate was 1.5 nm/min. No surfactants such as atomic H were used during growth, and no changes in growth rate with doping or composition were observed. The layers were 560 nm thick, except for one sample that was 520 nm thick (SGC-84 in Table I).

X-ray diffraction indicated that the epitaxial layers were single-crystals oriented to the substrate. Measurements of the symmetric and asymmetric X-ray reflections indicated that the strain was near 10$^{-3}$ so that the alloy layers were nearly relaxed. In Table I, the strain is given by the difference between the perpendicular and parallel lattice constants divided by the relaxed lattice constant. The substitutional C fractions given in Table I were obtained from the effective lattice constants of fully relaxed alloys deduced by analyzing the X-ray diffraction measurements [6]. A linear relation was assumed for the dependence of the alloy lattice constant on composition for the Ge$_{1-y}$Cy. It is possible that the total C fraction may be higher than the substitutional values quoted here due to bowing in the relation between lattice constant and composition. RBS ion channeling performed on similar samples with higher C contents indicated that at least 80% of the C occupied substitutional lattice sites [6]. The material quality of the layers was reported previously, and indicated that the layer/substrate interface had defects including twins [7].

The B doping concentration was measured using secondary ion mass spectrometry (SIMS). SIMS profiling showed that
the doping was constant versus depth. Measurements across the wafer surface indicated that the doping level was uniform within 10% over a lateral distance of 1 cm. Table I gives the physical properties of the samples. For the same growth conditions, there is a slight trend of higher B concentration with C fraction, possibly due to an increase in the sticking coefficient of B with C, or perhaps to an artifact due to composition-dependent yields with SIMS. Hall effect measurements yielded the hole carrier concentrations \( p \) given in Table I that were reasonably close to the B doping concentration except for sample SGC-102, perhaps due to experimental error.

Mesa diodes with a junction area of 0.2 mm\(^2\) and a light sensitive area (not shaded by the contacts) of 0.182 mm\(^2\) were fabricated using photolithography and wet chemical etching [8]. Electrical contacts of Ti-Au metal were thermally evaporated to a thickness of 60 nm/300 nm, respectively, as shown in the inset to Fig. 1.

### B. Electrical Measurements

Current versus voltage \( (I-V) \) measurements at room temperature showed rectifying characteristics, with reverse breakdown voltages ranging from 11 to 24 V, as in Fig. 1. The reverse leakage dark current decreased significantly with increasing C content and with increasing hole concentration. In photodiode applications, a low dark current produces less noise and improves the detectivity [1]. The decrease in dark current with C content was attributed to reductions in the bulk and surface recombination rates, possibly due to: (1) a decrease in the intrinsic carrier concentration \( n_i \) in the GeC layer, (2) a reduced dislocation density due to strain compensation, and (3) changes in the energy bandgap and band offsets. The diode p-n junctions were exposed on the mesa sidewalls, and an extra processing step of passivating the junctions with SiC, for example, may help reduce the dark current.

For completeness, the forward bias ideality factors are included in Table I, although it is not our intent to report

---

### Appendix 39

**KOLODZEY et al.: EFFECTS OF COMPOSITION AND DOPING ON THE RESPONSE OF GeC/Si PD'S**

**TABLE I**

<table>
<thead>
<tr>
<th>Sample</th>
<th>C content (atomic %)</th>
<th>B conc. hole conc. ( \text{cm}^{-3} )</th>
<th>Forward ideality factor</th>
<th>( E_g ) (eV)</th>
<th>( E_{ph} ) (meV)</th>
<th>Strain</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ge diode</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>0.639</td>
<td>10</td>
<td>-</td>
</tr>
<tr>
<td>SGC102</td>
<td>0</td>
<td>B: 1.2x10(^{17}) p: 7.5x10(^{17})</td>
<td>1.04</td>
<td>0.657</td>
<td>14</td>
<td>2.8 x 10(^{-3})</td>
</tr>
<tr>
<td>SGC103</td>
<td>0</td>
<td>B: 1.2x10(^{19}) p: 1.8x10(^{19})</td>
<td>1.84</td>
<td>0.634</td>
<td>17</td>
<td>2.4 x 10(^{-3})</td>
</tr>
<tr>
<td>SGC80</td>
<td>0.06%</td>
<td>B: 3x10(^{18}) p: 2.5x10(^{18})</td>
<td>1.22</td>
<td>0.731</td>
<td>11</td>
<td>2.7 x 10(^{-3})</td>
</tr>
<tr>
<td>SGC81</td>
<td>0.08%</td>
<td>B: 4x10(^{17}) p: 6.8x10(^{17})</td>
<td>1.09</td>
<td>0.741</td>
<td>11</td>
<td>3.1 x 10(^{-3})</td>
</tr>
<tr>
<td>SGC82</td>
<td>0.11%</td>
<td>B: 3x10(^{19}) p: 1.1x10(^{19})</td>
<td>1.08</td>
<td>0.715</td>
<td>12</td>
<td>3.2 x 10(^{-3})</td>
</tr>
<tr>
<td>SGC84</td>
<td>0.12%</td>
<td>B: 5x10(^{18}) p: 1.9x10(^{18})</td>
<td>1.01</td>
<td>0.728</td>
<td>11</td>
<td>2.6 x 10(^{-3})</td>
</tr>
</tbody>
</table>

Fig. 1. Dark current density versus reverse bias voltage of p-N type Ge\(_{1-x}\)C\(_x\)/Si heterojunction diodes on Si (001) substrates with different composition and doping, given in Table I. The reverse leakage currents decreased significantly with C fraction and with doping concentration. The inset shows the diode structure.
here on the forward bias characteristics of the diodes. Ideality factors near 1 imply diffusion current, and ideality factors near 2 imply recombination current. Due to the high series resistance of the diodes, the values given here were obtained at small forward bias and may have significant error. A more highly doped substrate and different contact metals may help reduce the series resistance.

C. Optical Measurements

The spectral response of the photodiodes was measured at room temperature using a Biorad FTS-60A Fourier transform IR spectrometer (FTIR) over the spectral range from 6000 to 10000 cm\(^{-1}\), using a quartz beam splitter and a glowbar light source. FTIR resolutions of 16 to 32 cm\(^{-1}\) were used for these measurements. The FTIR spectrometer was equipped with a UMA 500 microscope, and the photodiodes were inserted into the microscope beam path, using needle probes for electrical contact. To reduce the contribution of the Si substrate to the diode photocurrent, a high-resistivity Si wafer, polished on both sides, was placed in the FTIR beam path to remove photon energies above 1.1 eV. A low impedance I-V amplifier (Hewlett-Packard 4140B), which was ac-coupled to the FTIR electronics, collected the diode photocurrent. The ac-coupling of the measured signal yields the photocurrent, with the dc dark current removed. The diode photocurrent was referenced to the measured reflectivity of a thick Au metal pad located on each photodiode sample. The Au reflectivity was measured using the mercury cadmium telluride (MCT) detector of the FTIR microscope, which was calibrated by a pyroelectric (DTGS) detector having flat response versus wavelength. This procedure corrected the possible variations in instrument alignment and drift. The error was below 3 meV, based on consecutive measurements of the same diode.

A commercial bulk Ge photodetector with known calibration was measured as a reference for the absolute responsivity. The commercial photodiode was a homojunction of Ge with an area of 8 x 10\(^{-3}\) cm\(^2\), and a dark current of 2.5 x 10\(^{-3}\) A-cm\(^{-2}\) at a bias of -3 V.

Fig. 2 shows the photoresponsivity versus photon energy for diodes with different alloy compositions and with hole concentrations ranging from 10\(^{17}\) to 10\(^{18}\) cm\(^{-3}\) (see Table I). The diodes were biased at -3 V. As seen, the responsivity values are respectable, considering that the GeC active layers are relatively thin. The strong responsivity above 0.8 eV was attributed to absorption by the direct energy valley of the alloy [9]. In comparison, the responsivity of a thick bulk Ge photodiode followed the same energy dependence as that of the Ge/Si diodes near the indirect bandgap of Ge (\(E_g = 0.66\) eV), reaching a maximum of 0.7 A/W at 0.8 eV and then slightly decreasing due to surface absorption. At energies near the fundamental bandgap of Ge, the onset of photoresponse regularly increased in energy with C concentration. A comparison of diodes having the same doping level yielded an increase in the absorption energy of \(70\) meV due to the presence of 0.12 atomic % C. Since the GeC alloy layers were thick and nearly relaxed with similar residual strain, the shift in absorption energy was attributed to the alloying effect of C, rather than to strain compensation. The Si layer is relatively transparent at these wavelengths, and the photoresponse was attributed fully to the GeC layer. At zero bias, the diodes showed a similar increase in absorption energy with C, but the responsivity magnitude was about half that at -3-V bias at all wavelengths. The lower photoresponse was attributed to the narrower depletion width at zero bias, and to less efficient charge collection at the lower electric field. In these junction photodiodes, the photogenerated charge is collected both within the depletion region and within a diffusion length of the depletion edge.

The photoresponsivities of two samples with hole concentrations near 10\(^{19}\) cm\(^{-3}\) (SGC-103 and SGC-82) were shifted to slightly lower energies relative to the more lightly doped samples. The explanation may be found in bandgap renormalization, which decreases the absorption edge in semiconductors, and to impurity band absorption [10]. The highly doped samples have a lower responsivity at all energies, attributed to their smaller depletion widths and diffusion lengths.

III. ANALYSIS AND DISCUSSION

The results of Fig. 2 were exploited to estimate the indirect bandgap energy of the GeC absorbing layer of the photodiodes. For diodes with an optical absorbing width \(W\) that is less than the absorption depth \(1/\alpha\) (the reciprocal of the optical absorption coefficient), the photocurrent density is approximately \(J_{ph} = q(1-R)P\alpha W/h\nu\), where \(q\) is the magnitude of the electron charge, \(R\) the surface optical reflectivity, \(P\) the incident optical power density, and \(h\nu\) the photon energy. For energy bands that are indirect in \(k\) space, the absorption coefficient follows the Macfarlane–Roberts expression [9], [11] for single phonon emission and absorption, with energy
dependence given by
\[
\alpha = A \left[ \frac{(\hbar v - E_g - E_{ph})^2}{1 - e^{-E_{ph}/kT}} + \frac{(\hbar v - E_g + E_{ph})^2}{e^{E_{ph}/kT} - 1} \right]
\]
which holds for photon energies such that
\[\hbar v > E_g + E_{ph}\]
with phonon energy \(E_{ph}\), thermal energy \(kT\), and where \(A\) is a constant.

In principle, a plot of the square root of photocurrent versus \(\hbar v\) can yield two linear slopes that extrapolate to zero absorption giving \(E_g \pm E_{ph}\). Due to the weak photocurrent at energies near the bandgap, however, this procedure can give significant error. As a more comprehensive approach, we curve-fit the full Macfarlane-Roberts expression with the bandgap energy and the phonon energy as fitting parameters. The results of the fits for \(E_g\) and \(E_{ph}\) are reported in Table I. The values obtained for \(E_{ph}\) are consistent with the results of high-resolution optical absorption studies in Ge indicating that acoustic phonons are more strongly involved than optical phonons [11].

The increase in the absorption edge with the addition of C is consistent with previous studies of Ge-rich alloys. An increase of 63 meV per at. % C was previously obtained from optical transmission measurements of unstrained GeC alloys [4]–[6]. An increase of 43 meV per at. % C for the \(E_1\) critical point near the \(L\) minimum was obtained by spectroscopic ellipsometry after correcting for strain [12]. Assuming a deformation potential of 10 eV [10], the variation in strain between the samples would account for at most 8 meV of the observed bandgap differences. The reduction in the diode dark current by about a factor of 10 is consistent with the observed 70-meV increase in bandgap, because the leakage caused by recombination is proportional to the square of the intrinsic carrier concentration \(n_i^2\), which decreases exponentially with bandgap energy. It is also possible, however, that the lower leakage is due to a reduction in the dislocation density by C-induced strain compensation. Fig. 3 summarizes the dependence of the bandgap on composition and doping obtained from the curve fittings of the photoresponses. The reason for the initial strong increase in bandgap for small C fractions is not clear, but may indicate a strong bowing in the relation of bandgap to composition, or to the effects of carrier transport on the photoresponse.

Included in Fig. 3 is the result of theoretical calculations of \(E_g\) reported previously [13] based on the virtual crystal approximation (VCA) using the linear combination of atomic orbitals (LCAO) method. This theory predicts an increasing bandgap with C fraction, although the VCA approach has the limitations of not accounting for strain localized about the C atom, nor to energy band broadening from alloy disorder [14]. The theoretical curve was included for comparison; not as a claim for the validity of the VCA approximation. For Ge-rich alloys, the increase in bandgap with C is opposite to the decreases in bandgap for Si-rich alloys reported from measurements [15], and from predictions based on first principles calculations [16]. These opposing effects of C with composition may involve the differences in the behavior of the \(L\) energy band minima for Ge versus the \(X\) minima for Si.

The Macfarlane–Roberts expression for \(\alpha\) accurately fit the diode photoresponses for energies above the indirect bandgap of Ge. The bandgap of diode SGC102 diode was in good agreement with the commonly accepted value for Ge. The bandgap measured for the commercial Ge diode was in-between that obtained for the Ge–Si diodes SGC102 and SGC103. Although the doping of the commercial Ge diode was not known, a possible reason for its bandgap could be that it has a doping level in-between that of the two SGC Ge diodes.

IV. CONCLUSION

In summary, the electrical and optical measurements showed that Ge\(_{1-x}\)C\(_x\)-Si heterojunction photodiodes have a responsivity that is attractive for practical applications. The photodiodes were fabricated by heteropitaxy using MBE at low temperatures for compatibility with Si integrated circuit technology. Alloying with C increased the bandgap energy of Ge\(_{1-y}\)C\(_y\), and was attributed to composition effects rather than to strain compensation because the layers were nearly relaxed. The variable bandgap can be useful for tuning the desired operating wavelengths of photodetectors and for reducing unwanted signals without sacrificing detector performance at important optical fiber communication wavelengths such as 1.55 and 1.3 \(\mu\)m. The reduction in dark current by adding C to Ge can improve the signal-to-noise ratio of optical receivers.

ACKNOWLEDGMENT

Special thanks to J. W. Mayer, T. Laursen, and D. Hits for assistance with the composition measurements, to H. Feng and P. R. Berger for sample preparation, and to A. Misera, M. Dashiell and T. Troeger for the Hall effect measurements.
REFERENCES


James Kolodzey (M’74–SM’90) received the Ph.D. degree in electrical engineering from Princeton University, Princeton, NJ, in 1986, for research on amorphous SiGe alloys.
He worked at IBM Corporation, and at Cray Research. From 1986 to 1989, he served as Assistant Professor of Electrical Engineering at the University of Illinois at Urbana–Champaign where he established a laboratory for high frequency device measurements at cryogenic temperatures. In 1987 he worked on molecular beam epitaxy with Dr. James Todd at IBM. In 1989, he worked on SiC and SiGeC alloys with F. Koch and R. Schwarz at the Technical University of Munich. Since 1991, he has been a Professor of Electrical and Computer Engineering at the University of Delaware. His research interests include the electrical and optical properties of ternary and quaternary alloys of the group-IV semiconductors, and their device and circuit applications. He has investigated aluminum nitride for transit-gate applications.

A. Y. Cho at AT&T Bell Laboratories. In 1990, he worked on SiC and SiGeC alloys with F. Koch and R. Schwarz at the Technical University of Munich. Since 1991, he has been a Professor of Electrical and Computer Engineering at the University of Delaware. His research interests include the electrical and optical properties of ternary and quaternary alloys of the group-IV semiconductors, and their device and circuit applications. He has investigated aluminum nitride for transit-gate applications.

Olivier Gauthier-Lafaye is working toward the Ph.D. degree in physics at the Institut d’Electronique Fondamentale, Université Paris-Sud, Orsay, France, since 1996.
His primary subject of research is the development of optically pumped mid-IR sources in semiconductors heterostructures.

Sébastien Sauvage graduated from the Ecole Polytechnique in 1994, received the Quantum Physics DEA (Diplôme d'Etude Approfondi) at the Ecole Normale Superieure, Paris, in 1995, and is working toward the Ph.D. degree in physics at the Universite Paris-Sud, Orsay, France.
Since 1996, he has been working at the Institut d’Electronique Fondamentale at the University of Orsay where his research tackles the IR optical properties of low-dimensional systems in III–V semiconductors.

J.-L. Perroissier was born in Rives, France, on August 17, 1950. He received the Dipl. Ing. degree in physico-chemistry analysis from the Conservatoire National des Arts et Metiers.
Currently, he is a CNRS Research Engineer at the Institut d’Electronique Fondamentale, Université Paris-Sud, Orsay, France. He is engaged in electrical characterization on metal–semiconductor junctions and on photodiodes on IV–IV semiconductors at room and low temperatures.

Philippe Boucaud received the M.S. degree in solid state physics and the Ph.D. degree in optical nonlinearities in semiconductor quantum wells from the University of Paris XI in 1987 and 1992, respectively.
Since 1995, he has been a Permanent Researcher at the National Center of Scientific Research (CNRS). He is currently working at Institut d’Electronique Fondamentale which he has joined in 1988. He has been a Post-Doctoral Fellow at France Telecom CNET in 1992 where he has been working on the growth and optical properties of SiGeC heterostructures. His current research interest lies in the physics of intersubband transitions in quantum wells, the optical properties of self-organized quantum nanostructures and the structural and optical properties of silicon-based (SiGeC) quantum heterostructures. He has coauthored over 75 papers in the field of semiconductor heterostructures.

Francois H. Julien graduated from Ecole Centrale des Arts et Manufactures in 1978, received the masters diploma in 1980 and the Doctorat d'Etat (Ph.D.) in physics in 1985 from the Universite Paris-Sud with research activities on optically pumped far-IR and mid-IR molecular lasers and on nonlinear optical interactions in gases.
He is Directeur de Recherche at the National Center for Scientific Research which he joined in 1981. From 1985 to 1987, he was a Visiting Scientist at University of Illinois at Urbana-Champaign with research on integrated optics in semiconductor superlattices and quantum wells. He started a group in 1987 at the Institut d’Electronique Fondamentale of the Universite Paris-Sud on quantum optics in low-dimensional semiconductor structures with special emphasis on intersubband transitions and more recently unipolar lasers. His main interests include the optoelectronic properties of quantum wells, wires, and dots in III–V and IV–IV semiconductors. He is author or coauthor of more than 120 publications international journals.
Jean-Michel Lourtioz (SM'88) was born in Lens, France, in 1948. He graduated from Ecole Centrale de Paris in 1971, received the equivalent of the M.S. degree in physics and the Ph.D. degree from the University of Paris, in 1975 and 1981, respectively.

Since 1976, he has been with CNRS, and has worked at the Institut d'Electronique Fondamentale, University of Paris, France. He is presently at the head of a research Department and Directeur de Recherche at CNRS. His current research interests include semiconductor laser dynamics, nonlinear optics, intersubband transitions quantum wells and superlattices, group-IV heterostructures and devices. Since 1996, he is also in charge of research studies on photonic crystals and microcavities.

Fen Chen received the B.S. degree in physics in 1990 from Shanghai University of Science and Technology, the M.S. degree in physics in 1994 from North Dakota State University, Fargo, ND, and Ph.D. degree in electrical engineering in 1998 from University of Delaware, Newark. His dissertation was entitled "Electrical Characterization of SiGeC Alloy Materials and Devices."

In 1990, he worked as a process engineer at Shanghai Institute of Space Power-sources and engaged in high-efficiency Si solar cell research. He was a student intern in 1997 at Intel Corp. in Santa Clara, CA, and worked on layered metal films for multilevel interconnections. He is currently a Reliability Engineer at IBM Microelectronics Division in Essex Junction, VT.

Bradley A. Orner received the B.S. degree from Johns Hopkins University, Baltimore, MD, and the Ph.D. degree in electrical engineering from the University of Delaware, Newark.

His research focused on growth of SiGeC alloys by molecular beam epitaxy and optical characterization of SiGeC alloys. He is currently with SiGe Technology Integration at IBM in Burlington, VT.

Kristofer Roe was born in Saratoga Springs, NY, in 1974. He received the B.E.E. degree in electrical engineering in 1995 and the M.E.E. degree in electrical engineering in 1997, respectively, from the University of Delaware, Newark, where he is working toward the Ph.D. degree.

His current and past thesis work includes: X-ray diffraction studies of semiconductor films, polymer-semiconductor devices, and novel diode and HBT structures.

Jennifer Spear received the B.S. degree in materials science and engineering from the University of Pittsburgh, Pittsburgh, PA, in April 1993, and is working toward the M.S. degree in materials science and engineering with specialization in semiconductor processing and manufacturing at Arizona State University, Tempe.

She is an Associate Product Manager for the X-ray diffraction product line at Philips Analytical. At Philips, she works with a variety of thin films including, semiconductor, magnetic, and optical materials.
Strain modification in thin Si$_{1-x-y}$Ge$_x$C$_y$ alloys on (100) Si for formation of high density and uniformly sized quantum dots

Xiaoping Shao, Ralf Jonczyk, M. Dashiell, D. Hitz, B. A. Omer, A.-S. Khan, K. Roe, J. Kolodzey, and Paul R. Berger

Department of Electrical and Computer Engineering, University of Delaware, Newark, Delaware 19716

M. Kaba and M. A. Barteau

Department of Chemical Engineering, University of Delaware, Newark, Delaware 19716

K. M. Unruh

Department of Physics and Astronomy, University of Delaware, Newark, Delaware 19716

(Received 26 May 1998; accepted for publication 21 September 1998)

The effects of alloying C with Ge and Si and varying the C/Ge ratio during the growth of very thin layers of the ternary alloy SiGeC grown on Si (100) substrates and the resulting strain modification on self-assembled and self-organized quantum dots are examined. During coherent islanded growth, where dislocations are not formed yet to relieve the strain, higher strain energy produced by greater lattice mismatch acts to reduce the island size, increase the density of islands, and significantly narrow the distribution of island sizes to nearly uniformly sized quantum dots. Strain energy can also control the critical thickness for dislocation generation within the three-dimensional islands, which then limits the maximum height which coherent islands can achieve. After the islands relax by misfit dislocations, the island sizes increase and the island size distribution becomes broader with the increase of misfit and strain. The optimal growth for a high density of uniform coherent islands occurred for the Si$_{0.49}$Ge$_{0.45}$Co$_{0.05}$ alloy composition grown on (100) Si, at a growth temperature of 600 °C, with an average thickness of 5 nm, resulting in a narrow size distribution (about 42 nm diameter) and high density (about 2 X 10$^{10}$ dots/cm$^2$) of quantum dots. © 1999 American Institute of Physics.

I. INTRODUCTION

Since the advent of molecular beam epitaxy over two decades ago, the growth of semiconductors with monolayer control has attracted enormous attention for quantum confined semiconductor structures. Low dimensional structures have generated tremendous interest at many levels including the study of their fundamental physics as well as potentially important technological applications in electronic and optoelectronic devices due to their new electronic and optical properties. Currently there has been a tremendous commercial success in applications of quantum well based devices. Quantum wires and quantum dots have numerous advantages over quantum wells. For example, quantum dots allow single charge counting and tunneling and the higher confinement modifies the density-of-states to significantly lower laser threshold currents and elevate differential gain. The fabrication of quantum wires and quantum dots with high densities and high uniformity, however, is difficult. Some experimental methods require complex and expensive lithography and processing. An alternative approach is self-organization by directly controlling the two-dimensional (2D) to 3D growth transition induced by lattice misfit stress. Studies on the surface morphology of heteroepitaxial films showed that the growth kinetics are strongly influenced by lattice mismatch induced strain energy, surface free energy, growth temperature, and growth rate.

SiGe alloys seem to be a promising material system for realizing quantum dot structures for terabyte storage applications, since they can readily be implemented within existing Si technology. The growth of Ge on Si follows the Stranski-Krastanov mode of self-organized Ge-island formation when the epilayer thickness exceeds a few monolayers. The addition of small amounts of C to SiGe acts to compensate in approximately a 1:8 ratio the compressive strain created by the addition of Ge to Si. This study examines alloying C with SiGe to form novel SiGeC quantum dots; the effects of subsequent strain modification on self-assembled and self-organized quantum dots are examined with improved control over strain.

II. EXPERIMENTAL PROCEDURES

A series of four Si$_{1-x-y}$Ge$_x$C$_y$ islanded samples were sequentially grown by the molecular beam epitaxy (MBE) technique in an EPI 620 solid source MBE system. Silicon (100) wafers were prepared by chemically oxidizing the silicon surface using a solution of H$_2$O:H$_2$O$_2$:HCl (7:5:5), followed by dipping the wafers in a dilute hydrofluoric acid solution (10:1 H$_2$O:HF). After the HF dip, the samples were immediately loaded into the MBE load lock chamber to be pumped down to 1 X 10$^{-8}$ Torr. The wafers were then trans-
ferred into the growth chamber where they were prebaked at 200 °C following a procedure similar to that discussed in Eaglesham et al.\textsuperscript{19} The prebake was shown to effectively desorb hydrocarbons on the Si surface which resulted in high quality Si epitaxy for substrate temperatures of \( \geq 370 \) °C (defect densities < \( 10^7 \) cm\(^{-2} \)). This step is necessary to avoid carbon contamination at the surface, which may act as nucleation sites for 3D growth. The samples were ramped to the growth temperature and the (2×1) reconstructed Si surface was confirmed by reflection high energy electron diffraction (RHEED). The substrate temperature during growth was held at 600 °C. The nominal film thickness for all the layers, assuming 2D growth, was 5 nm. Growth of the thin layers was performed without a buffer layer, but after RHEED confirmation of the (2×1) stabilized Si surface. The growth conditions maintained a nominal carbon composition of 3% for all of the four samples, while varying the Ge:Si ratio. The Si content was varied among 0%, 39%, 49%, and 70% (Table I), while the nominal C composition was held at 3%.

### III. RESULTS AND DISCUSSION

The alloy composition of these epilayers was not measured directly, due to the very thin epitaxial layers employed here and the uneven step coverage. The alloy compositions were estimated from the growth conditions used, which were calibrated from Rutherford backscattering (RBS) measurements of thicker samples grown under similar conditions. A suitable method for measuring substitutional C in SiGeC alloys, without assuming Vegard’s law holds, is to perform C resonant RBS. However, resonant RBS cannot measure alloy compositions below 1% C or thicknesses below \( \approx 1000 \) Å, and its error is \( \pm 0.2\% \) above this threshold. Previous absorption measurements of \( \text{Si}_{1-x} \text{C}_x \) and \( \text{Si}_{1-x} \text{Ge}_x \text{C}_y \) layers monitoring the 810–815 cm\(^{-1} \) line associated with the vibration of coherent SiC precipitates and the 602–610 cm\(^{-1} \) line associated with the vibrational mode of substitutional C in Si have shown significant substitutional C for growth temperatures employed in this study.\textsuperscript{20,21} Note the spread in the local vibrational mode energies due to the alloy effect with Ge.

The misfit dislocations at the substrate interface of these islands were examined with a Philips 400T transmission electron microscope (TEM), operating at 100 kV. Plan-view images were taken at the (220) Bragg reflection. Moiré fringes parallel to the (220) reflection plane were only found in the \( \text{Ge}_0.7 \text{C}_0.3 \) sample (SGC224) and relatively large islands (diameter \( \geq 50 \) nm) of the \( \text{Si}_{0.35} \text{Ge}_0.5 \text{C}_0.3 \) sample (SGC225), indicating these islands are relaxed by interfacial misfit dislocations. No dislocations (or Moiré fringes) were observed in any islands for the \( \text{Si}_{0.49} \text{Ge}_0.4 \text{C}_0.3 \) (SGC226) and \( \text{Si}_{0.7} \text{Ge}_{0.27} \text{C}_0.03 \) (SGC227) epilayers, and a strain contrast can be seen in both images, indicating that the islands in these two samples are coherently strained.

Atomic force microscopy (AFM) was used in the tapping mode to examine the surface morphology of each sample, and catalog the island size and distribution. Figure 1 shows typical AFM topographies from all four sample compositions: \( \text{Ge}_0.9 \text{C}_0.1 \) (SGC224), \( \text{Si}_{0.35} \text{Ge}_0.5 \text{C}_0.3 \) (SGC225), \( \text{Si}_{0.49} \text{Ge}_0.4 \text{C}_0.3 \) (SGC226), and \( \text{Si}_{0.7} \text{Ge}_{0.27} \text{C}_0.03 \) (SGC227). The 3D island size distribution of these samples is also shown in histogram form (Fig. 1). Note that as the overall Si content increases, the misfit dislocations become reduced, and AFM analysis shows that this acts to reduce the island size, increase the island density, and tighten the variation in island size, for the two relaxed islands: SGC224 and SGC225. However, sample SGC226, with coherent islands, has the highest density of islands (about \( 2 \times 10^{10} \) dots/cm\(^2 \)), smallest island size (about 42 nm diameter), and the most uniform size distribution in this series. The sample with the largest Si content, \( \text{Si}_{0.7} \text{Ge}_{0.27} \text{C}_0.03 \) (SGC227) which also has coherent islands, shows an increased island size, a decreased island density, and a broader island size distribution, compared to SGC226. This trend is also observed in the power spectrum density analysis of the AFM data, shown in Fig. 2, which is the Fourier transform of the measured raw data, where the peaks shift to a smaller wavelength with increasing Si composition, but shifts back to larger wavelengths for the \( \text{Si}_{0.49} \text{Ge}_{0.27} \text{C}_0.03 \) sample. The changes in surface roughness with Si content can also be

![Table I. Summary of growth parameters, calculated critical thicknesses and measured TEM and AFM parameters for the four \( \text{Si}_{1-x} \text{Ge}_x \text{C}_y \) epilayers grown on (100) Si used in this study.](attachment:table1.png)
seen from in situ reflection high-energy electron diffraction (RHEED), as shown in the insets in Figure 1.

Low temperature photoluminescence (PL) studies of all four layers are shown in Fig. 3. In all the layers a peak at 1.09 eV was observed which is related to the Si substrate. Narrow peaks are observed at 0.789 and 0.767 eV, as well as a broad band centered at 0.75 eV in the layers that contain silicon. They were found to increase in intensity with increasing Si content and decreasing Ge/C ratio. Very similar luminescence was observed by Wang et al.,22 and was attributed to Ge no-phonon lines. However, studies of thermally induced defects in silicon by Minaev et al.23 and Weber et al.24 revealed luminescence at the same locations. They observed that electron–vibrational emission bands, $P$ (0.767 eV), $H$ (0.9258 eV), $T$ (0.9356 eV) and $I$ (0.9653 eV), found in $n$-type and $p$-type silicon caused thermally induced de-
effects, incorporating oxygen and carbon impurity atoms. Additionally, they found the $P$ line increased in intensity when the oxygen concentration was substantially larger than the carbon concentration. We attribute these PL lines in the SiGeC layers to thermally induced defects. The reason may be due to the thermal limitations on the Si effusion cell used in this study. Due to the ceramic crucible used for the Si source, the Si furnace cannot be raised too high in temperature. As a result, the epilayer growth rate drops off considerably with increasing Si content. As the growth rate is reduced, the likelihood of impurity incorporation increases. For this reason, the oxygen contamination climbs with increasing Si content, and probably deleteriously affects the growth front of the last sample (SGC227), which is expected to exhibit a layer-by-layer 2D growth front with only a 0.1% misfit.

IV. CONCLUSIONS

Our results show that during coherent islanded growth, a larger Ge content, and therefore greater strain, can reduce the island size, increase island density, and narrow the island size distribution. Strain can also control the critical thickness for dislocation generation within 3D islands, which limits the maximum height that coherent islands can achieve. After relaxation by misfit dislocations, the island size increases and the island size distribution becomes broader with the decrease of Si content and increase of strain. In our case, the optimal growth for a high density of uniform coherent islands occurred for the composition of $Si_{0.49}Ge_{0.51}C_{0.03}$ on (100) Si, at a growth temperature of 600 °C, for an average thickness of 5 nm, resulting in a narrow size distribution (about 42 nm diameter) and high density (about $2 \times 10^{10}$ dots/cm$^2$).

ACKNOWLEDGMENTS

The authors wish to express their thanks to Dr. Robert Hull of the University of Virginia for his fruitful discussions. This work was supported by the National Science Foundation (Grant No. ECS-9624160).

FIG. 2. Power spectrum density, showing Fourier spectral intensities of: $Ge_{0.05}C_{0.05}$ (SGC224), $Si_{0.07}Ge_{0.43}C_{0.03}$ (SGC225), $Si_{0.09}Ge_{0.75}C_{0.03}$ (SGC226), and $Si_{0.07}Ge_{0.57}C_{0.03}$ (SGC227), grown on (100) Si.

FIG. 3. Photoluminescence (PL) spectrum of: $Ge_{0.07}C_{0.93}$ (SGC224), $Si_{0.35}Ge_{0.65}C_{0.03}$ (SGC225), $Si_{0.65}Ge_{0.35}C_{0.03}$ (SGC226), and $Si_{0.07}Ge_{0.93}C_{0.03}$ (SGC227), grown on (100) Si. Note, the elevated $P$ line due to impurity incorporation, notably, oxygen, as the growth rate is reduced for the higher concentrations of Si.
Silicon carbide (SiC)-based electronics are suitable for high-power and high-frequency applications, as well as for severe environments, including high temperature and high radiation. Silicon carbide's ability to function under such extreme conditions is expected to enable significant improvements in a far ranging variety of applications and systems. Substitutional Ge may modify the structural, electrical, and optical properties of SiC-based heterostructures. Therefore, Ge incorporation into SiC-based microelectronics and optoelectronics may provide further device opportunities through band-gap and strain engineering. The crystal growth might not be simple, mainly because of the difference in lattice parameters and covalent radii between silicon germanium and diamond, but Ge seems to have a beneficial effect on the epitaxy of single-crystalline 3C-SiC on silicon. There are few if any data available about substitutional Ge in 3C-SiC to our knowledge. Because of the broad technological importance of IV-IV materials and devices, as well as the increasing ability to grow highly metastable alloys, it is essential to develop theoretical predictions of the physical properties of this material.

The understanding of the lattice-vibrational properties is important to explain various interesting properties of SiC, among them mechanical, thermal, and structural ones. For example, phonons may stabilize the polytypism via several contributions to the free energy. Here, the structural properties and lattice dynamics of substitutional Ge in 3C-SiC are determined using a modified anharmonic Keating model specifically adapted to the computation of the structural properties and the lattice dynamics of Si\(_{1-x-y}\)Ge\(_y\)C\(_x\) alloys. First, the theoretical model will be briefly described, then the structural effects of substitutional Ge in 3C-SiC and the corresponding localized vibrational spectra will be successively detailed.

Our theoretical approach is based upon a valence force-field model derived from Keating and taking into account the effects of carbon anharmonicity. The interactions between atoms have been modeled with an interatomic potential similar to the one of Rücker et al. with the exception of adjusting our force coefficients to yield the correct lattice parameters and phonon modes of Si, Ge, Si\(_{1-x}\)Ge\(_x\), diamond, and 3C-SiC at 300 K. Our model gives a localized vibrational mode of C in pure Ge situated at 531 cm\(^{-1}\), in agreement with Hoffmann et al. The very high precision and reliability of these experimental data, which can be obtained by x-ray diffraction, Raman spectrometry, and absorption spectroscopy, justify our approach. In addition, our set of parameters enables the computation of the LO(Γ) mode from 3C-SiC, which cannot be obtained from the parameters given by Rücker et al., to our knowledge. This model is, therefore, ideally suited to a precise computation of lattice parameters and phonon spectra of tetrahedrally coordinated Si\(_{1-x-y}\)Ge\(_y\)C\(_x\) alloys. The molecular dynamics relaxation is calculated from a 512 atom supercell by time increments of 3 fs, until the total potential energy reaches a stable minimum. We have computed isotropic relaxations, where no external pressure is applied to the computational box, to simulate the structural properties of the alloy. In a further stage, the local phonon density around carbon is computed, using the recursion method detailed in Ref. 9. This algorithm enables the computation of the local phonon density around chosen atoms. The calculated spectra can be compared with absorption spectroscopy and Raman spectrometry results after application of proper selection rules. Numerous atomic configurations have been tested, in order to simulate the substitution of Ge into the 3C-SiC crystal.

The application of these theoretical tools gives an insight into the structure of the substitutional alloy. In the case of a single substitutional Ge into the zinc-blende SiC matrix, the atomic positions after isotropic relaxation are depicted in Fig. 1. The substitution of C by Ge induces a higher lattice distortion than the substitution of Si, which is logical because Ge is close to Si in terms of atomic radius, electronegativity, and elastic properties. The substitution of C requires at least 38 times more energy, therefore, it is highly improbable. Silicon carbide is more rigid than silicon, therefore, the distortions are confined across few atomic distances. This strain modifies the crystal dimensions, in a manner depending on the statistical atomic distribution. The lattice param-
FIG. 1. View along [100] of a substitutional Ge into 3C-SiC. Molecular dynamics computation is used to relax the 512 atoms supercell isotropically. C, Si, and Ge are represented with spots of increasing diameter. (a) is obtained when Ge replaces Si, while (b) corresponds to the substitution of C by Ge. A modified Keating model which takes into account the anharmonicity of C is used to compute the atomic interactions.

The lattice parameter is obviously proportional to the mean size of the supercell after relaxation, and the results are displayed in Fig. 2. If we assume that Ge replaces Si only [Fig. 2(a)], then the lattice parameter equals \((0.43593 \pm 0.00002) + (0.000337 \pm 0.000002)y\), where \(y\) stands for the Ge content. A Vegard's law [Fig. 2(b)] between Ge and cubic SiC would give a lattice parameter of \(0.43596 + 0.0012994y\). Even in the hypothesis of a random substitution of Si or C by Ge [Fig. 2(c)], Vegard's law does not apply. In the case of a random substitution, the increase of the lattice parameter is rapid, but the corresponding increase of elastic energy is unlikely to be observed experimentally, because more stable atomic arrangements will occur instead. In any case, the modification of the lattice parameter induced by substitutional Ge in 3C-SiC should be easily probed by x-ray diffraction.

FIG. 2. Evolution of the lattice parameter after incorporation of substitutional Ge in 3C-SiC. (a) is obtained when Ge replaces only Si in a random manner. (b) is computed using a linear combination of the lattice parameters of Si, Ge, and diamond, considering the relative concentrations (Vegard's law). (c) is obtained when Ge replaces Si or C randomly.

The computation of phonon spectra give a further tool to investigate this material. In Figs. 3(a)–3(f), the localized vibrational spectra around Ge are computed for increasing Ge content. The substitutional incorporation of Ge in 3C-SiC is characterized by a distinct phonon spectrum whose maximum peak position in \(\text{cm}^{-1}\) is best described by the exponential decay \((243 \pm 1) + (27 \pm 2)\exp[-y/(7.5 \pm 1.2)]\) up to the zinc-blende GeC compound. Because of the strong local elastic heterogeneity, the calculated spectrum is usually complex, and the clear maximum obtained in curve (e) of Fig. 3 is marked by an arrow. In the real crystal, a smoothing of the spectrum should naturally occur because of the very high number of atoms involved. Hence, our fit assumes an additional Gaussian smoothing. Physically, these spectra could be considered as a result of complex multiphonon processes involving the nearest neighbors of Ge. The Ge–C bond is stabilized in the zinc-blende GeC compound, therefore, it is reasonable that the fitted phonon energy decreases when the Ge concentration increases. According to the lattice dynamics calculations, this peak should be Raman active. Hence, proper substitutional Ge incorporation into 3C-SiC could be assessed by Raman spectrometry.

In summary, we have performed molecular dynamics simulations using a valence force-field model to simulate the incorporation of Ge into substitutional sites of 3C-SiC. The silicon site is energetically favored over its C counterpart for the Ge substitution, and the lattice parameter is expected to deviate from Vegard's law. If Ge replaces only Si, then the calculated lattice parameter equals \((0.43593 \pm 0.00002) + (0.000337 \pm 0.000002)y\), where \(y\) stands for the Ge content. The alloy is characterized by a distinct phonon spectrum whose maximum peak position in \(\text{cm}^{-1}\) is best described by the exponential decay \((243 \pm 1) + (27 \pm 2)\times\exp[-y/(7.5 \pm 1.2)]\) up to the zinc-blende GeC compound. This mode should be Raman active. Ge-doped silicon carbide, which can be probed by x-ray diffraction and Raman spectrometry, might play an important role in future IV–IV microelectronics and optoelectronics.

The authors gratefully acknowledge support from ARO under Grant No. DAAH04-95-1-0625, and DARPA Contract No. F49620-96-C-0006.
Appendix 41


Growth and thermal stability of pseudomorphic Ge_{1-y}C_y/Ge superlattices on Ge(001)

R. Duschl, O. G. Schmidt, W. Winter, and K. Eberl
Max-Planck-Institut für Festkörperforschung, Heisenbergstraße 1, 70569 Stuttgart, Germany

M. W. Dashiel and J. Kolodzey
Department of Electrical and Computer Engineering, University of Delaware, Newark, Delaware 19716

N. Y. Jin-Phillipp and F. Phillip
Max-Planck-Institut für Metallforschung, Heisenbergstraße 1, 70569, Stuttgart, Germany
(Received 13 October 1998; accepted for publication 22 December 1998)

High quality Ge/Ge_{1-y}C_y superlattices with nominal carbon contents of 1.2% and 2.1% were grown by molecular beam epitaxy on Ge(001). In transmission electron microscopy the layers are planar and perfectly pseudomorphic without any extended defects observable. The infrared absorption line at 529 cm^{-1} is attributed to the local vibrational mode of substitutional carbon in germanium. However, in contrast to Si_{1-y}C_y alloys where almost 100% of the C is substitutional under optimized growth conditions, x-ray diffraction measurements indicate that the efficiency of carbon incorporation onto substitutional sites is only about 30% for low temperature growth at T_S = 200°C. It reduces further for higher growth temperatures to only about 10% at T_S = 300°C. Post-growth annealing experiments indicate thermal stability up to 450°C. Annealing at higher temperature results in a reduction of substitutional carbon content. As in the case of Si_{1-y}C_y alloys the built-in strain is relaxed by C diffusion and not by nucleation of misfit dislocation.

The substitutional incorporation of small amounts of carbon into Si and Si_{1-y}Ge_x is an attractive method to adjust strain, band alignments and energy gaps in Si/SiGeC heterostructures.1-3 For Ge-rich Si_{1-y}Ge_x layers, the incorporation of carbon into the Ge matrix plays an important role. Recent experiments on Si_{1-y}Ge_x layers films indicate that growth becomes increasingly more difficult for high Ge contents, implying that C tries to avoid C–Ge bonds.4 Very careful optimization of the growth parameters in molecular beam epitaxy (MBE) is essential for the synthesis of Ge_{1-y}C_y alloy layers, because of the even lower solubility of carbon in Ge (10^6 atoms/cm^2) at the melting point of Ge as compared to Si, and due to the large lattice mismatch between diamond and Ge of about 59%. Previous investigations have focused on the synthesis and the material parameters of Ge_{1-y}C_y layers on Si(001). Since pseudomorphic Ge_{1-y}C_y alloys with only a few atomic layers can be prepared on Si,5 most of the measurements were carried out on thick relaxed layers.6-8 These layers exhibit high dislocation densities which makes it difficult to measure intrinsic material parameters.

In this letter, we report on the epitaxial growth of high quality Ge_{1-y}C_y/Ge superlattices (SL) with carbon concentrations up to 2.1% on Ge(001) substrates. The layers are well defined and allow detailed investigation of structural properties, efficiency of the incorporation of substitutional carbon and the thermal stability of the metastable Ge_{1-y}C_y alloy.

The Ge_{1-y}C_y/Ge SL structures were grown by solid source MBE. The Ge(001) substrates were cleaned in boiling trichloroethylene, acetone, and methanol and then oxidized in a H_2O_2/H_2SO_4 mixture. The oxide was desorbed in the MBE chamber by annealing at 550°C for 10 min. The growth was started at a temperature of 150°C to avoid the formation of islands. During a 50 nm thick buffer layer the temperature was increased up to 200°C. At this temperature the SL structure, consisting of 30 periods alternating 10 nm Ge and 3 nm Ge_{1-y}C_y, and finally, a 20 nm Ge cap layer were deposited. Two structures, called A and B, were fabricated with nominal carbon contents of 1.2% and 2.1%, respectively. The growth rates were previously calibrated by x-ray diffraction (XRD) measurements of a Si/Si_{1-y}Ge_x and two Si/Si_{1-y}C_y SL. The Si/Si_{1-y}C_y samples were grown at a growth rate of 1 Å/s and a substrate temperature of 460°C. The carbon content, calculated with the approach by Kelires,9 was 0.45% and 0.80%, respectively. The flux calibration by XRD is reasonable because former measurements with secondary-ion mass spectroscopy and XRD showed that nearly 100% of the carbon atoms were incorporated at substitutional sites for these growth conditions, which is in agreement with recent investigations by Zerlauth et al.10 For the deposition of germanium, we used an effusion cell and carbon was sublimated from a hot pyrolytic graphite filament. Transmission electron microscopy (TEM), double-crystal XRD, using Cu Ka radiation, and infrared (IR) absorption measurements were applied to analyze the structural properties and the amount of substitutional C. To investigate the thermal stability the samples were annealed in a rapid thermal annealer (RTA) in forming gas atmosphere in the temperature range from 300 to 850°C for various times. X-ray rocking curve analysis of the symmetric (004) and the asymmetric (115) reflections was used to cal-
calculate the amount of substitutional carbon and the degree of relaxation of the layers.

Figure 1 shows a cross-sectional TEM image of the sample B with 3 nm thick Ge$_{0.979}$C$_{0.021}$ layers. The Ge$_{0.979}$C$_{0.021}$ layers appear as homogeneous dark lines with planar interfaces. The image does not indicate any extended defects induced by the carbon. Figure 2(a) shows XRD curves of the two Ge$_{1-y}$Cy/Ge SL A and B described above. The main peak at $\Delta 2\theta = 0^\circ$ is the (004) diffraction from the Ge substrate and buffer layer. The zero-order peak of the SL is shifted to values of $\Delta 2\theta = +0.058^\circ$ and $\Delta 2\theta = +0.084^\circ$ for samples A and B, respectively, indicating that the average strain is tensile. Evidence of good crystalline quality is reflected in the observation of higher order SL peaks and observable Pendelosung fringes around the zero-order peak [see inset of Fig. 2(a) for sample B]. The TEM image in Fig. 1 and the evaluation of the asymmetric (115) rocking curves demonstrate that the Ge$_{1-y}$Cy alloy layers are fully laterally extended to match the Ge substrate (pseudomorphic growth). Figure 2(a) shows the best fitted simulated curves. The dynamical simulation uses Vegard’s law, i.e., the linear interpolation between Ge and diamond, to calculate the lattice constant $a_0(y)$ of Ge$_{1-y}$Cy. A slight bowing effect in $a_0(y)$, similar to the case of Si$_{1-y}$Cy, would reduce the carbon concentration indicated in the following, but does not change the other statements. The results of the fitting procedures for the samples A and B are carbon contents of 0.5% and 0.8%, respectively. We have compared this C content with the nominal carbon flux calibrated by XRD measurements on Si$_{1-y}$Cy SL structures. A comparison with other methods, like secondary-ion mass spectroscopy measurements, is difficult because of missing standards for Ge$_{1-y}$Cy. The comparison of the C flux with the C content of the Ge$_{1-y}$Cy layers results in an efficiency of about 30% for the incorporation of substitutional C into Ge at $T_s = 200 \, ^\circ$C. For higher growth temperatures of 300 °C, the substitutional C incorporation is reduced to only 10%. Significantly lower $T_s$, on the other hand, will result in increased incorporation of point defects.

Infrared absorption measurements were performed at room temperature in the frequency range of 450–4000 cm$^{-1}$. An absorbance spectrum measured on a reference Ge substrate was subtracted from the sample absorbance spectra to remove any irrelevant features originating from the substrate. Figure 2(b) shows the infrared absorbance spectra of the two Ge$_{1-y}$Cy/Ge SL. We observe an absorption line at 529 cm$^{-1}$ for both samples. Hoffmann et al. studied substitutional C in Ge with infrared spectroscopy and ion channeling for Ge crystals implanted with C ions. They observed a local vibrational mode (LVM) due to substitutional C at 531 and 512 cm$^{-1}$ for Ge crystals were $^{12}$C and $^{13}$C have been implanted, respectively. Therefore we attribute the absorption line at 529 cm$^{-1}$ to the LVM of $^{13}$C in Ge. The 2 cm$^{-1}$ decrease in wavenumber is due to the different temperature during measurement. The integrated absorbance of the mode at 529 cm$^{-1}$ scales proportionally to the shift in the separation of the zero-order SL XRD peak with respect to the Ge substrate peak.

To investigate the thermal stability of the layers, the samples were annealed for 20 min at different temperatures from 300 to 850 °C. After the annealing, measurements of symmetric (004) and asymmetric (115) XRD rocking curves were carried out, to determine the perpendicular and in-plane lattice constant. The layers do not relax by nucleation of misfit dislocations since no change of the in-plane lattice constant is detected within this temperature range. Figure 3 shows the angle distance $\Delta 2\theta$ between the main (004) peaks of the Ge substrate and the Ge$_{1-y}$Cy layers. The data in Fig. 3 show that $\Delta 2\theta$ does not change up to a temperature of 450 °C. At higher annealing temperatures $\Delta 2\theta$ decreases, indicating the thermal activation of C atoms located in the Ge matrix. The temperature behavior is in agreement with IR absorption and ion channeling measurements by Hoffmann et al. which are carried out in the same temperature range.
It indicates, that the films are likely to relax by C diffusion into precipitates and not by nucleation of misfit dislocations like in the case of SiGe/Si heterostructures. To investigate the loss of substitutional C in more detail the time dependence of the decrease of C in the SL structure is measured at different temperatures. The normalized angle distance $\Delta 2\Theta(t)/\Delta 2\Theta(t=0)$ in Fig. 4(a) shows that the loss of substitutional C is independent of the initial carbon content but increases with increasing annealing temperature. In the theory of phase transformations in alloys, this behavior can be described by the semiempirical rate equation $y(t) = \exp[(-k_r t)^n]$, where $y(t)$ is the fraction not transformed and $k_r$ is the empirical rate constant. The empirical parameter $n$ characterizes the model process for the growth of the precipitates. The solid lines in Fig. 4(a) are best fitted simulated curves using $n$ and $k_r$ as fitting parameters. We find values of $n=0.4–0.5$ for the Ge$_{1-x}$Cy structures, almost independent of the annealing temperature and initial carbon content. In the case of Si$_{1-x}$Cy alloys, a value of $n=1$ is found for the diffusion controlled formation of the very stable SiC phase, which dominates the formation of precipitates. In the Ge/C system the measured value of $n=0.5$ indicates a different nature of precipitate formation. These results are in agreement with Raman measurements, which indicate the formation of amorphous and graphitic carbon clusters in Ge$_{1-x}$Cy alloys, while no stable GeC phase is known to exist. An activation energy $E_A$ for the loss of substitutional C can be obtained from the temperature dependence of the rate constant $k_r = \exp[-E_A/(kT)]$. Figure 4(b) shows the Arrhenius plot $\log(k_r)$ against $1000/T$ for both SL structures. The solid line is a linear fit to the data, which corresponds to an activation energy of $E_A=2.6$ eV. Kulik et al. report that the activation energy for the loss of substitutional carbon in Si$_{1-x-y}$Ge$_x$Cy layers with a carbon content of about 0.8% has a maximum of $E_A=4.9$ eV for strain compensated Si$_{0.892}$Ge$_{0.108}$Cy$_{0.008}$ alloy on Si, and decreases for higher Ge contents. This is explained by an increase of the mismatch between Si–Si and Si–C bonds with increasing Ge concentration. From their results, an activation energy below 3 eV can be assumed for Ge-rich Si$_{1-x-y}$Ge$_x$Cy layers, which is in agreement with our measurement.

In conclusion, we have shown that pseudomorphic Ge$_{1-x}$Cy layers can be grown by MBE with carbon contents of up to 0.8%. The efficiency of substitutional C incorporation at a growth temperature of 200 °C is about 30%, which is considerably lower as compared to the nearly complete incorporation of C in Si. Narrow IR absorption at 529 cm$^{-1}$ due to substitutional carbon in Ge is observed. Annealing experiments show the stability of Ge$_{1-x}$Cy alloys up to a temperature of about 450 °C. At higher temperatures, an activation energy for the loss of substitutional carbon of $E_A=2.6$ eV is determined.

Phonon spectra of substitutional carbon in Si$_{1-x}$Ge$_x$ alloys

L. V. Kulik
Department of Electrical and Computer Engineering, University of Delaware, Newark, Delaware 19716
and Institute of Solid State Physics, RAS, 142432 Chernogolovka, Moscow region, Russia

C. Guedj, M. W. Dashiell, and J. Kolodzey
Department of Electrical and Computer Engineering, University of Delaware, Newark, Delaware 19716

A. Hairie
Laboratoire d'Etudes et de Recherches sur les Materiaux (CNRS UA 6004), Institut des Sciences de La Matiere et du Rayonnement-6,
Boulevard du Marechal Juin, 14050 Caen Cedex, France

(Received 28 September 1998; revised manuscript received 19 January 1999)

The phonon spectra of substitutional carbon defects in Si$_{1-x}$Ge$_x$ alloys are studied over a broad range of Ge contents. With changing composition, the threefold-degenerate localized phonon mode of carbon defects in silicon was found to split into a number of phonon modes. The split-off modes appear due to the warping of defect symmetry while different nearest atomic environments of silicon and germanium atoms form around substitutional carbon atoms. The phonon spectra are simulated with a Keating model, taking into account the effects of carbon anharmonicity. The results of calculations are in good agreement with experiments.

INTRODUCTION

Substitutional carbon in Si and SiGe alloys has attracted substantial interest due to the effects of carbon on the structural, optical, and electronic properties of these semiconductor materials.$^{1-5}$ Isolated substitutional and interstitial C defects in silicon have been thoroughly studied both experimentally and theoretically (for a review, see Ref. 6). Conversely, an extensive study of the carbon defect in SiGe alloys has commenced only recently, when nonequilibrium growth techniques such as molecular-beam epitaxy (MBE), chemical vapor deposition, and solid phase epitaxy (SPE) demonstrated carbon concentrations many orders of magnitude in excess of its equilibrium solubility.$^{7-11}$

Because of the significant difference in covalent bond radii between Si and C atoms, the C defect in the Si lattice is surrounded by a considerable strain field, with substitutional defect bonds under tensile strain, and interstitial ones under compressive strain. The minimum formation energy of the interstitial C defect [in a split (100) configuration] exceeds the formation energy of the substitutional C defect by 3 eV,$^{12}$ which is why C atoms are favored to occupy substitutional sites.

A substitutional C defect in a SiGe alloy is expected to be surrounded by an even stronger strain field than in pure silicon, due to the increase of the C bond lengths with the Ge atoms. Interstitial C defects will be under smaller compressive strain due to the increase of the average lattice constant with Ge. Thus one could expect a decrease of the energy barrier between substitutional and interstitial C defects in Si$_{1-x}$Ge$_x$ alloys. The direct support for this was found in Ref. 13, where the thermal stability of substitutional carbon in Si$_{1-x}$Ge$_x$ alloys was measured. The activation energy of substitutional C loss was shown to decrease by more than 2 eV in Si$_{1-x}$Ge$_x$C$_y$ alloys compared to Si$_{1-x}$C$_y$ alloy of similar values.

Recently, the thermal stability of the substitutional C defect in germanium produced by the SPE technique was reported.$^{14}$ The highest obtained ratio of substitutional to total carbon concentration was only 0.3:1, while a similar technique applied to silicon resulted in nearly 100% carbon substitutionality.$^{15}$ The substitutional C defects in Ge were detected only in a narrow region of recrystallization temperatures which was far below the stability limit of substitutional carbon in silicon. Combined with previous observations that carbon solubility in germanium is 9–10 orders of magnitude less than in silicon,$^{16}$ this indicates that the formation energy of the substitutional C defect in germanium considerably exceeds that in silicon, and the energy barrier between substitutional and interstitial sites in Ge becomes relatively small.

Being of $T_d$ symmetry, the isolated substitutional C(12C) defect in silicon is characterized by a localized threefold-degenerate phonon mode at 605 cm$^{-1}$, which is Raman and infrared active.$^6$ If the concentration of C defects becomes high, the interaction between the individual defects results in broadening of the localized phonon mode and weaker satellite phonon modes.$^{15,17}$ Intensities of the satellite modes reflect the distribution of the relative C arrangements through silicon, among which the arrangement of C atoms as the third neighbors was especially favorable.$^{17}$

Because of enormous difficulties in diluting any amount of carbon available for optical studies in germanium, the phonon spectrum of substitutional C in germanium was not reported until recently.$^{14}$ The localized phonon mode of the isolated substitutional C(12C) defect in germanium has been observed at 531 cm$^{-1}$.

In the present paper we study the phonon spectra of the substitutional C defect in Si$_{1-x}$Ge$_x$ alloys, both experimentally using infrared-absorption spectroscopy, and theoretically using an anharmonic Keating model. The phonon frequencies of the substitutional C defect are measured vs Ge content. A number of phonon modes associated with the sub-

15 JUNE 1999-II
stitutional C defect are detected, and are attributed to localized phonon modes of C defects with different nearest-neighbor configurations of Si and Ge atoms.

EXPERIMENTAL PROCEDURE

The Si$_{1-x}$Ge$_x$C alloys were grown by solid-source MBE on float zone Si(100) substrates. A combination Si-graphite source was used to form a molecular beam of pure Si and Si-C molecular species, resulting in a Si:C ratio of approximately 100:0.8 in the as-grown samples. High-purity Ge was evaporated from a standard effusion source. The Si-graphite source temperature and growth time were held constant for all the samples maintaining a constant Si:C ratio and total number of carbon atoms in the layer. The Ge source temperature was varied to produce Si$_{1-x}$Ge$_x$C alloys with increasing Ge content (0$\leq$x$\leq$0.9). The substrate temperature was about 200°C.

The low substrate temperature was chosen to minimize the effects of near-surface diffusion of C atoms. Previous studies of the surface kinetics of C atoms during the MBE growth of Si$_{1-x}$C$_x$ alloys reveal a thermally activated diffusion of C atoms at the dimerzed Si(100) surface from substitutional to near-surface interstitial sites, and conglomeration of C atoms in coherent and incoherent SiC precipitates. A similar trend was found during the growth of Si$_{1-x}$Ge$_x$C alloys, however, the activation energies and pre-exponential factors differed significantly. For increased Ge concentrations, lower growth temperatures were found to be necessary for a significant incorporation of C atoms in substitutional sites.

The as-grown samples were annealed at 450–750°C for 30 min to crystallize the as-grown layer. Annealing temperatures were minimized to avoid the bulk diffusion of C atoms to sites other than random substitutional sites (such as the third-neighbor C arrangement mentioned above, and incoherent SiC precipitates). The annealing temperature depended on the stoichiometry of the samples, as the activation energy for bulk diffusion of C atoms in Si$_{1-x}$Ge$_x$C alloys is a decreasing function of Ge concentration. The asymmetric (224) and symmetric (004) x-ray reflections were applied to quantify the Ge content in the alloy and the tetragonal distortion due to the interface strain between the alloy and substrate. The alloys were found to be single crystalline and relaxed at x$>0.2$. The alloy layers were pseudomorphic for x$\leq$0.1. Alloy layer thickness and annealing temperatures for all values of x studied here are shown in Table I.

The infrared-absorption measurements in the spectral region of the substitutional C vibration mode were performed at room temperature using a Nicolet 740 Fourier-transform infrared spectrometer with a Ga on KBr beam splitter operating in the transmission mode. A globar and a triglycerin sulfide detector were used as a light source and detector, respectively. The instrumental resolution was 1 cm$^{-1}$. The spectrometer had been purged with pure nitrogen for 1 h before the measurements to remove any environmental contribution to the IR spectra. Two problems were encountered during measurements: (i) a strong two-phonon absorption from the Si substrate in the same spectral region as the C-localized phonon mode; and (ii) interference fringes resulting from the difference in refractive index of the alloy layer and substrate, which complicates the spectra. While the standard differential method (subtraction of a reference substrate absorption spectrum from the sample spectrum) could successfully overcome the first of the above problem, it could not avoid the second for high Ge contents.

A relative differential method was applied in this study for high Ge contents, while the standard differential method was used for small Ge fractions of x$<0.20$. The relative differential method is based upon the limited thermal stability of Si$_{1-x}$Ge$_x$C alloys. Upon high-temperature treatment the alloy relaxes to its equilibrium state by the precipitation of β-SiC species of small grain size. The β-SiC grains have a characteristic vibration above 800 cm$^{-1}$ and do not contribute to the spectral region of the C-localized phonon mode. The IR spectra of the precipitated alloy sample (i.e., all substitutional C has transferred to incoherent β-SiC precipitates by a high-temperature anneal step) was used as a reference to be subtracted from the spectrum of the recrystallized sample spectra. Such a procedure was effective for removing all spectral features irrelevant to the substitutional C phonon modes, including interference fringes.

The studied samples were cut into 1-cm$^2$ pieces, measured and then annealed in a quartz furnace purged by pure nitrogen at atmospheric pressure in the temperature region from 700 to 1000°C depending on the Ge content of the sample. The annealed samples were remeasured. Care was taken to guarantee precisely the same position of the sample in the fourier transform IR sample holder before and after the annealing. The operation was repeated until the associated C phonon modes disappeared, which was verified by a division of successively annealed sample spectra. The C phonon modes were considered to be negligible within the experimental error if the ratio of consecutive scans was unity for all wavelengths in the studied spectral range. The annealing time and temperature were chosen to minimize the Ge diffusion through the interface between the sample and substrate.

EXPERIMENT, THEORY, AND DISCUSSION

Table I. Layer thickness and annealing temperatures used to crystallize the Si$_{1-x}$Ge$_x$C$_y$ alloy layers. The layer thickness was varied so that the total number of carbon atoms in the layer remained constant for all values of x.

<table>
<thead>
<tr>
<th>Ge composition (at. fraction)</th>
<th>Layer thickness (nm)</th>
<th>Recrystallization temperature (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>150</td>
<td>750</td>
</tr>
<tr>
<td>0.10</td>
<td>184</td>
<td>750</td>
</tr>
<tr>
<td>0.23</td>
<td>214</td>
<td>650</td>
</tr>
<tr>
<td>0.46</td>
<td>321</td>
<td>600</td>
</tr>
<tr>
<td>0.54</td>
<td>370</td>
<td>600</td>
</tr>
<tr>
<td>0.72</td>
<td>617</td>
<td>560</td>
</tr>
<tr>
<td>0.79</td>
<td>915</td>
<td>500</td>
</tr>
<tr>
<td>0.91</td>
<td>1900</td>
<td>475</td>
</tr>
</tbody>
</table>

Figure 1 (bottom) shows a differential IR spectrum of a Si$_{1-x}$C$_y$ alloy in the spectral region of the localized phonon mode for C. The spectrum consists of a single band (7) associated with the localized phonon mode of the substitutional C defect, with no other spectral features observed. Upon a
small increase of Ge content [Fig. 1 (top)], the main absorption band shifts to lower frequencies and becomes significantly broader. In addition, a satellite band, A at 559 cm$^{-1}$ and a shoulder B at 625 cm$^{-1}$ become apparent. This trend is consistent with that observed by Hoffman$^{11}$ for relaxed $\text{Si}_{0.85}\text{Ge}_{0.15}$ alloys grown by MBE and implanted with $^{13}\text{C}$+ ions for a concentration of $1 \times 10^{20}$ cm$^{-3}$. For low Ge concentrations ($x<0.20$) they observed both low- and high-frequency absorption lines on either side of the main absorption line of the $\text{Si}_4$ vibration.

The origin of the A band was established by investigating the thermal stability of $\text{Si}_{0.9}\text{Ge}_{0.1}\text{C}$ alloys. Figure 2 shows the room-temperature differential IR spectra of the alloy subsequently annealed isothermally at 908 °C for different times. The spectra exhibit absorption bands at 602 and 815 cm$^{-1}$, and the satellite A band at 559 cm$^{-1}$. The T band at 602 cm$^{-1}$ is the local phonon mode of the substitutional C defect, and the broad asymmetric band at 815 cm$^{-1}$ is associated with the vibration of incoherent $\text{SiC}$ precipitates.$^{15,22}$ During the annealing sequence, the absorbance of the T band decreases and that of SiC precipitates increases, showing that the C atoms transfer from substitutional sites to SiC precipitates.

As C atoms leave substitutional sites, the alloy, being initially strain compensated, gradually becomes compressively strained. We did not observe a frequency shift of the T band while the layer strain increased (see Fig. 2). Considering that the C content in $\text{Si}_{1-x}\text{Ge}_x\text{C}$, with $x>0.1$, decreases with increasing $x$ (i.e., the Si:C ratio is constant), we conclude that the partial strain compensation of SiGe layers due to the addition of small fractions of carbon does not observably affect the phonon frequencies of the substitutional C defect.

The integrated absorbance of both T and A bands versus annealing time is shown in Fig. 3 on a semilogarithmic scale. Also shown is the increase of the absorbance of the broad band centered at 815 cm$^{-1}$. The decrease of T and A bands is fit with an exponential decay function:

$$\alpha_{T,A} = \alpha_0 \exp\left(-\frac{t}{\tau}\right),$$

and the increase of the SiC precipitates band with

$$\alpha_{\text{precip}} = \alpha_1 \left(1 - \exp\left(-\frac{t}{\tau}\right)\right).$$

The time constant $\tau$ for all three bands is about 45 min within experimental error. As the formation of SiC precipitates is increased by the transfer of C atoms from substitutional sites, we interpreted the equality of the time constants for the growth of the SiC band and the decay of the A band as indications of a connection between the A band and a C defect. At the same time, having the same temperature stability as the T band, A is probably associated with a substitution C defect. In favor of this is the fact that interstitial C defects could not possibly account for the A band because...
they have a lower temperature stability than substitutional C defects, and rather higher vibration frequencies. As the A band was not present in the spectrum of the sample without germanium, we attributed this to a phonon mode of a substitutional C defect with one Ge atom involved as the nearest-neighbor (Si$_4$Ge$_1$ configuration). This defect holds $C_{3v}$ symmetry, and hence two absorption bands active in IR spectra are to be observed. The possibility of any spectral features relevant to configurations with more than one Ge nearest neighbor should be disregarded at small Ge contents due to the low probability for such configurations to form.

The validity of this assignment was tested by theoretical simulation. We applied a theoretical approach based upon a valence-force-field model derived from Keating, taking into account the effects of carbon anharmonicity. The interactions between atoms have been modeled with an interatomic potential similar to the one of Ref. 24, with the exception of adjusting our force coefficients to yield the correct lattice constants and Keating parameters determined by assuming that the probability to find a Ge or Si atom next to C is equal.

The simulated localized phonon density around C, together with the measured IR absorbance spectrum (dots) for $x=0.1$. The relative populations if the two configurations Si$_4$ and Si$_3$Ge$_2$ were determined by assuming that the probability to find a Ge or Si atom next to C is equal.

The simulated localized phonon density around C, together with the measured IR spectrum for $x=0.1$ is shown in Fig. 4. The simulation yielded the mode at $T$ for the local vibrational mode (LVM) of C in Si$_4$. The simulated A and B modes are due to the low-frequency nondegenerate and high-frequency doubly degenerate phonon mode of the Si$_4$Ge$_2$ configuration, respectively. The phonon frequency of the substitutional C defect with the four Si nearest neighbors (Si$_4$) is close to the experimental position of the T-band maximum. The lower-frequency nondegenerate phonon mode of the experimental Si$_4$Ge$_2$ defect slightly exceeds (by 8 cm$^{-1}$) the frequency of the A-band maximum. We did not experimentally observe a separately resolved absorption band corresponding to the simulated high-frequency twofold-degenerate phonon mode of the Si$_4$Ge$_2$ defect. It may be that the frequency of this mode partly overlaps the frequency of the Si$_4$ defect phonon mode, and thus accounts for the observed high frequency shoulder of the T band, $B$, at 625 cm$^{-1}$ (Fig. 4).

Upon a further increase of the Ge content, the effects of interference fringes on the IR spectra of Si$_{1-x}$Ge$_x$C alloys become considerable, and we could no longer use the standard differential technique. As an example, the differential spectra of a Si$_{1-x}$Ge$_x$C ($x\sim 0.79$) alloy grown on a Si substrate before (dots) and after long-time annealing (dashed line) are shown in Fig. 5. The differential spectra are not straightforward for interpretation due to interference fringes; however, a relative differential spectrum (solid line), which is a difference between the recrystallized and annealed spectra, is well defined.

Figure 6 shows a set of relative differential spectra of Si$_{1-x}$Ge$_x$C alloys at 0 $\leq x \leq 0.54$. The spectra are characterized by two absorption bands T and A, shifting linearly to low frequencies upon increase of the Ge content, with the slopes of $-0.53 \pm 0.3$ and $-0.56 \pm 0.4$ cm$^{-1}$ per 1% of germanium, respectively. The shift of the T band is in close agreement with the simulations, which give linear slope of $-0.57$ cm$^{-1}$ per 1% of germanium.

Because of the C-C interaction, the full width at half maximum (FWHM) of the T band at $x=0$ is as much as 12 cm$^{-1}$, which is twice that of the individual substitutional C defect in silicon (6 cm$^{-1}$). At $x=0.1$, the FWHM of the T band becomes even broader ($\sim 20$ cm$^{-1}$). This broadening is
accounted by the effects of different second-neighbor, third-
neighbor, etc. configurations, but not the first-neighbor con-
figuration on the phonon frequency of the substitutional C
defect in the alloy. It is not therefore surprising that the
FWHM of the A band is of the same value, as the effect of
distant neighbors is similar for substitutional C defects in
both Si$_4$ and Si$_3$Ge$_1$ configurations.

The expected behavior of the T- and A-band FWHM's
with increasing Ge content is determined by two opposing
tendencies: (1) broadening due to the different second-
neighbor, etc. configurations to achieve a maximum around
$x \approx 0.5$, and (2) narrowing due to reduction of the C-C inter-
action (our growth method preserves the SiC ratio, hence
effectively increasing the average distance between C atoms
in the alloys with increasing Ge content). The FWHM of the
A band achieves a maximum at $x \approx 0.3$, and then starts de-
creasing, showing that the second tendency indeed becomes
dominating, see the inset of Fig. 6.

The T-band FWHM, however, behaves differently than
expected. Having been equal to that of A band up to $x
=0.23$, the FWHM starts increasing and achieves as much as
36 cm$^{-1}$ at $x \approx 0.54$ (the inset to Fig. 6). The only possible
explanation for this huge broadening is that the T band no
longer represents the phonon mode of substitutional C defect
in one particular configuration, but appears to be a composite
band. This becomes obvious from Fig. 7, where the relative

FIG. 8. Frequencies of the observed IR-absorption bands (solid
circles) labeled in Fig. 7 vs Ge content. The dot areas reflect the
integrated absorbance of each band determined by separately fitting
each line to a Gaussian, followed by integration of the Gaussian fit.
The lines are simulated frequencies of the localized phonon modes
of substitutional C defects in particular nearest-neighbor configura-
tions. The open circle at $x=1$ is the localized phonon mode fre-
quency of the substitutional C defect in germanium. The inset
shows the integrated absorbance through all IR-absorption bands
associated with the substitutional C defect.
differential IR spectra of $\text{Si}_1-\text{Ge}_2\text{C}$ alloys at higher Ge contents are shown.

The broad $T$ absorption band splits into a number of narrow ones at $x>0.6$. At first, two bands, $C$ and $D$, develop in the IR spectra (Fig. 7). Their relative absorbance stays nearly constant with increasing Ge content, which points out that both bands are associated with two phonon modes of the same defect. Having considered that the next statistically favorable substitutional C defect after the $\text{Si}_2\text{Ge}_1$ configuration has to be the $\text{Si}_2\text{Ge}_2$ one, we concluded that the $C$ and $D$ bands were associated with the two phonon modes of the substitutional C defect in the $\text{Si}_2\text{Ge}_2$ configuration. It holds a $C_{3v}$ symmetry; hence three IR-active phonon modes are to be observed. The third expected mode has not yet been detected. It is quite possible that an absorption band corresponding to the third phonon mode is not resolved from the $A$ band. In fact, the $A$ band expands nearly twice in the narrow region of Ge contents, $0.54<x<0.7$, which may be interpreted as the contribution of two absorption bands associated with the substitutional C defect in the $\text{Si}_2\text{Ge}_1$ and $\text{Si}_2\text{Ge}_2$ configurations, overlapping in the same spectral region. Simulations made for the C defect in the $\text{Si}_2\text{Ge}_2$ configuration demonstrate that the two calculated phonon modes of the $\text{Si}_2\text{Ge}_2$ defect are best matched to the $C$ and $D$ bands, but the third phonon mode frequency situates noticeably below the frequency of $A$ band.

At the highest Ge contents, an absorption band $F$ develops in the IR spectra, with a frequency, if approximated to $x=1.0$, that tends to the frequency of the localized C phonon mode in pure germanium (Figs. 7 and 8). It was therefore attributed to the localized phonon mode of the substitutional C defect in the $\text{Ge}_3$ configuration. The rest of the observed absorption bands ($E$ and $G$) dominating the IR spectra at the highest Ge contents, $x>0.8$, were tentatively assigned to the two IR-active phonon modes of the $\text{Si}_2\text{Ge}_3$ defect (Figs. 7 and 8).

Along with the frequencies of the observed absorption bands, we studied the total integrated absorption coefficient of all the absorption bands associated with substitutional C defects as a function of Ge content, shown in the inset to Fig. 8. Within experimental error, it is almost preserved through all Ge contents. This remarkable fact directly confirms the conclusion of Ref. 14, that the effective charge of the substitutional C atom in germanium has a similar value as in silicon. Moreover, this conclusion is now extended to $\text{Si}_1-\text{Ge}_2$ alloys correspondingly. It could only be so if the effective charge of substitutional C in $\text{Si}_1-\text{Ge}_2$ alloys does not significantly depend on the C-atom neighbors.

**CONCLUSION**

The phonon spectra of substitutional C defects in $\text{Si}_1-\text{Ge}_2$ alloys are studied both experimentally and theoretically. The effect of symmetry warping due to different first-neighbor, second-neighbor, etc. configurations of Si and Ge atoms around substitutional carbon on the phonon spectra of the defect is discussed. It is found that the effective charge of the substitutional C atom in $\text{Si}_1-\text{Ge}_2$ is not affected significantly by the C-atom neighbors. The theoretical model developed in Ref. 19 for the simulation of phonon spectra of $\text{Si}_1-\text{Ge}_2\text{C}$ alloys is tested for broad regions of Ge contents. Close agreement between experimental and theoretical results is obtained.

**ACKNOWLEDGMENTS**

This work was supported by the Army Research Office under Grant No. DAAH04-95-1-0625 and Grant No. AASERT DAAG55-97-1-0249, by the Defense Advanced Research Projects Agency under Contract No. F49620-96-C-0006, and by the Office of Naval Research under Grant No. N00014-93-1-0393.

22. J. Mi, P. Warren, P. Letourneau, M. Judelewicz, M. GaJilhanou,
Appendix 43

PRB 59

PHONON SPECTRA OF SUBSTITUTIONAL CARBON IN...


25 A. Hairie, F. Hairie, G. Nouet, E. Paumier, and A. P. Sutton, in


26 The calculated phonon densities give only a rough measure of the intensities of the absorption lines associated with local vibrational modes.
Molecular beam epitaxy growth of Ge$_{1-y}$C$_y$ alloys on Si (100) with high carbon contents

K. J. Roe, a) M. W. Dashiell, and J. Kolodzey
Department of Electrical and Computer Engineering, University of Delaware, Newark, Delaware 19716

P. Boucaud and J.-M. Lourtioz
Institut d'Electronique Fondamentale, Université Paris Sud, 91405 Orsay, France

(Received 30 October 1998; accepted 23 March 1999)

Group IV alloys are attracting strong interest for Si-based optoelectronics. The effects of C on the electrical and optical properties, however, are still not well understood, especially for high Ge content. In this report, we describe optical, structural, and compositional measurements of a series of thick, relaxed $p$-type Ge$_{1-y}$C$_y$ layers on $n$-type Si (100) substrates. The alloy layers were 0.5 $\mu$m thick and were grown by solid source molecular beam epitaxy at a substrate temperature of 300 $^\circ$C and $p$-type doped with different B concentrations. X-ray diffraction indicated that the layers were single crystalline and nearly fully relaxed. The optical absorption was measured using a waveguide structure using Fourier transform infrared spectroscopy. The absorption data versus photon energy data fit indicated an indirect band gap, and one sample had a band gap of 774 meV compared to 660 meV for pure Ge. These measurements show that alloying Ge with C provides a way to vary the band gap of thick, relaxed layers, the effect of C was to increase the band gap energy. These measurements show that alloying Ge with C provides a way to vary the optical absorption, which may be useful for device applications. © 1999 American Vacuum Society.

Group IV alloys are attracting attention for use in Si-based optoelectronics. Optical and electrical devices use Si$_{1-x}$Ge$_x$ alloys to improve device performance compared to pure Si, and C may give new possibilities for devices. For example, it has been shown that the addition of C stabilizes the alloys by reducing strain and dopant out-diffusion. Carbon has a low equilibrium solid solubility in Ge, so therefore a nonequilibrium growth technique such as molecular beam epitaxy (MBE) is necessary to achieve significant C concentrations. Metastable Ge$_{1-y}$C$_y$ alloys with carbon concentrations of $y \approx$0.01 have been grown by MBE at low growth temperatures, near 400 $^\circ$C. Here we report on the growth, optical, and structural properties of crystalline Ge$_{1-y}$C$_y$ alloys with a range of C content.

The Ge$_{1-y}$C$_y$ alloys were grown by solid-source MBE in an EPI Model 620 system. The system features six effusion cells and a substrate introduction chamber. The typical base pressure of the system before growth was on the order of $10^{-11}$ Torr. During growth, the system pressure was typically $5 \times 10^{-9}$ Torr, maintained by a liquid helium cooled cryopump.

The Ge beam was formed by thermally evaporating triple zone-refined intrinsic Ge in a pyrolytic boron nitride (PBN) crucible. To minimize boron contamination from the crucible, the cell temperature was kept below 1380 $^\circ$C. At 1325 $^\circ$C the Ge growth rate was approximately 0.2 Å/s.

The C beam was produced by an EPI single-filament carbon source. The beam is created by sublimating a pyrolytic graphite filament resistively heated by a direct current power supply. Typical current values were 48–50 A, resulting in an estimated filament temperature of 2300 $^\circ$C.

Substrates were $p$-type (100)-oriented 3 in. diameter single crystal Si wafers with a resistivity of 1–10 $\Omega$ cm. Wafers were prepared by degreasing, etching in H$_2$O:H$_2$O$_2$:HCl(5:3:3), and dipping in HF:H$_2$O(1:10) to terminate the surface with H. Wafers were then immediately loaded into the MBE for growth. The substrate was then heated above 200 $^\circ$C for 1 h to desorb any surface contaminants. The growth conditions for the samples are shown in Table I. Alloys were grown at a substrate temperature of 300 $^\circ$C. Substrate temperature values of a nearby thermocouple were calibrated by the Si eutectic transition with Al and Au. Alloys were grown at low temperature in an attempt to maximize the substitutional C incorporation. The GeC layer was grown directly onto the Si substrate without any buffer layers. The aim was to grow thick relaxed films in order to study the bulk properties of unstrained layers, which were thick enough so that the interface dislocations would not adversely affect the measured parameters. Reflection high-energy electron diffraction (RHEED) analysis both during and after growth showed $2 \times 1$ surface reconstruction. Layer thicknesses were estimated from growth conditions and confirmed by Rutherford backscattering (RBS) to be 0.5 $\mu$m.

Optical absorption measurements were performed by Fourier transform infrared (FTIR) spectroscopy measurements. A waveguide reflection method was used to obtain approximately eight bounces through the alloy film. Figure 1 illustrates the waveguide reflection geometry. The samples were prepared to a size of 5 mm×8 mm and mechanically polished at a 45° angle at opposite ends. FTIR data from a pure Si waveguide reference was subtracted from the waveguide data to yield the absorption of the layers alone. This layer...
Table I. MBE growth conditions for the GeC layers; the substrate temperature was 300 °C and the Ge cell temperature was 1325 °C for all samples.

<table>
<thead>
<tr>
<th>Sample number</th>
<th>C cell current (A)</th>
<th>B cell temp. (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SGC-261</td>
<td>49</td>
<td>1550</td>
</tr>
<tr>
<td>SGC-266</td>
<td>48.5</td>
<td>1550</td>
</tr>
<tr>
<td>SGC-267</td>
<td>49.5</td>
<td>1550</td>
</tr>
<tr>
<td>SGC-270</td>
<td>50</td>
<td>1550</td>
</tr>
<tr>
<td>SGC-102</td>
<td>0</td>
<td>1450</td>
</tr>
<tr>
<td>SGC-103</td>
<td>0</td>
<td>1650</td>
</tr>
</tbody>
</table>

absorption was not calibrated for possible optical scattering or leakage during the multiple reflections. The absorption data were fit to the McFarlane–Roberts expression for band gap, \( E_g \) and phonon energy, \( E_{ph} \) above the band gap

\[
\alpha = A \left( \frac{(h \nu - E_g + E_{ph})^2}{e^{E_{ph}/kT} - 1} \right), \quad E_g - E_{ph} < h \nu < E_g + E_{ph},
\]

\[
\alpha = \frac{(h \nu - E_g - E_{ph})^2}{e^{E_{ph}/kT} - 1} + \frac{(h \nu - E_g + E_{ph})^2}{e^{-E_{ph}/kT} - 1}, \quad h \nu > E_g + E_{ph},
\]

where \( h \nu \) is the photon energy, \( E_g \) is the band gap, and \( E_{ph} \) is the phonon energy. Figure 2 shows the measured data and the MacFarlane–Roberts expression fit. Table II lists the measured optical band gaps for each of the samples. For our thick samples, the effect of alloying was to increase the band gap. For sample SGC-261, we observe a band gap of 772 meV, which is more than 100 meV greater than bulk Ge (664 eV). This large shift in band gap is useful for GeC/Ge heterostructures. We attribute the band gap difference to C incorporation, noting that diamond has a band gap of 5.45 eV. These layers are near fully relaxed, and thus the strain in these samples is small. Thus bulk strain reduction cannot account for all of the change in observed band gap. If we assume Vegard’s Law, however, and attribute the entire shift in band gap to carbon incorporation, we infer C concentrations of \( \gamma \approx 0.02 \). Since the relation between band gap and C fraction is not yet known, this linear method is not reliable for determining C concentration, especially for large C concentrations. It is known that the band gap of 3C-SiC(\( E_g = 2.2 \) eV) is much less than predicted by Vegard’s Law (\( E_g = 3.28 \) eV) by interpolating between diamond and Si.

X-ray diffraction (XRD) measurements were performed to determine the structure, relaxation, and concentration of the films. The XRD measurements were performed on a Philips X’Pert MRD materials research diffractometer using a CuK\( \alpha \) radiation source. The CuK\( \alpha \) radiation is selected by a four-bounce Ge (220) Bartels monochromator, and a triple-axis output monochromator for high resolution. The system is also equipped with a fully rotational rocking curve stage, which allows measurement of off-axis reflections. This allows the measurement of the \( d \) spacings and lattice parameters in the direction (\( a_\perp \)) of growth and in the plane of the substrate (\( a_\parallel \)). From these reflections, we can infer tilt, relaxation, and tetragonal distortion. Using the Poisson ratio, the bulk lattice parameter (\( a_\parallel \)) can be inferred. In each case, the layer reflections are referenced to the Si substrate peak present in each scan. The substrate peak is corrected to the nominal value for Si(\( a = 5.43088 \) Å). Any correction in 2\( \Theta \) to the measured Si peak is then applied to the 2\( \Theta \) value of the layer peak. For the analysis in this article, the layers are assumed to exhibit only simple tetragonal strain, although there is the possibility of monoclinic or triclinic distortion. The specific nature of the strain of these layers was not meant to be addressed in this work.

Wide-range scans along the surface normal showed only (004) reflections from the layers, indicating the alloy layers have a structure highly oriented to the (100) substrate. The full width at half maximum (FWHM) values for the layers were on the order of tenths of a degree in 2\( \Theta \), indicating good quality layers. For this work, the (004), (113), and (224) + and − reflections were measured for each sample. The + and − designations refer to the opposite sample orientations in the diffraction plane, which, when averaged, give us the corrected scattering angle, 2\( \Theta \). Figure 3 shows the (004)+ scan of one of our samples. We calculate \( a_\perp \) from the average of the two (004) +/− reflections. We calculate \( a_\parallel \) from the (113) and (224) +/− reflections by first

Table II. Measured optical band gaps for the GeC layers.

<table>
<thead>
<tr>
<th>Sample number</th>
<th>Optical band gap (meV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SGC-261</td>
<td>772.18</td>
</tr>
<tr>
<td>SGC-266</td>
<td>766.66</td>
</tr>
<tr>
<td>SGC-267</td>
<td>763.13</td>
</tr>
<tr>
<td>SGC-270</td>
<td>766.31</td>
</tr>
<tr>
<td>bulk Ge</td>
<td>664.00</td>
</tr>
</tbody>
</table>

Fig. 2. FTIR absorption data for sample SGC-261 (thin line). The data are fit to the McFarlane–Roberts expression above the band gap. Note how well the model (dark line) fits the data for an indirect band gap.

Fig. 1. Waveguide FTIR geometry for multiple bounces through the film. Electric polarization orientations (\( s \) and \( p \)) are indicated.

using geometry to calculate the parallel lattice parameter for each reflection, and then averaging the four values.

The bulk lattice parameter \(a_0\) was also then calculated from \(a_\perp\) and \(a_\parallel\) as follows:

\[
a_0 = a_\perp + \left[2 \times (a_\parallel - a_\perp)\right] / (1 + v),
\]

where \(v\) is the linear interpolated Poisson ratio for GeC from the values for Ge and C.\(^5\) The layer relaxation parameter, \(R\), is then

\[
R = a_\parallel - a_{Si} / a_0 - a_{Si},
\]

where \(a_{Si}\) is the substrate lattice parameter.\(^7\) We assume Vegard’s Law holds for the lattice parameter and back out an estimate for the C concentration \(y\). As references, we grew samples with no C [pure Ge on (100) Si], and then attributed the change in bulk lattice parameter in the alloys to the C. We then used the range of values obtained from the reference samples to obtain an average C concentration and error. The instrument error in XRD measurements is very small, especially with a high-resolution instrument. In addition, a near perfect peak fit using a Lorentzian or Pearson VII function (with confidence factor >0.95) is obtained for the measured XRD data.\(^3\) Table III shows values for \(a_0\), relaxation, and the C concentration.

Comparing the FTIR band gap and XRD calculated C concentration yields an interesting result. Figure 4 shows a plot of band gap versus calculated C concentration. We find that C increases the optical band gap of Ge on Si. The least-squares best-fit line has been plotted on the graph as a convenience. We expect due to \(X\) and \(L\) maxima mixing, that the true relationship has some bowing. The best-fit line prediction of \(E_g = 3.02\) eV underestimates the C diamond band gap \((E_g = 5.45\) eV).\(^8\) However, the trend of increased band gap with increasing C concentration is clear.

In conclusion, we have grown crystalline GeC alloys using low-temperature MBE. Measurements on the alloys layers show the incorporation of C increases the Ge band gap by more than 100 meV. XRD measurements confirm the crystalline structure of the samples and estimate C concentrations to be 0.2%-0.6%. These alloys offer a new material for use in Group IV heterostructures.

The authors gratefully acknowledge T. Tröger and T. Adam for useful discussion, and P. Thompson and K. Hobart for advice on MBE growth. This work was funded by the U.S. Army Research Office, Grant No. DAAH04-95-1-0625, and the Office of Naval Research, Grant No. N00014-93-1-0393.


---

**TABLE III. XRD data and calculations for the GeC layers.**

<table>
<thead>
<tr>
<th>Sample number</th>
<th>Bulk lattice parameter, (a_0) (Å)</th>
<th>Relaxation (R)</th>
<th>Calculated carbon concentration</th>
</tr>
</thead>
<tbody>
<tr>
<td>SGC-261</td>
<td>5.6482</td>
<td>0.9022</td>
<td>0.64% ±0.16</td>
</tr>
<tr>
<td>SGC-266</td>
<td>5.6491</td>
<td>0.9155</td>
<td>0.59% ±0.16</td>
</tr>
<tr>
<td>SGC-267</td>
<td>5.6571</td>
<td>0.9778</td>
<td>0.39% ±0.16</td>
</tr>
<tr>
<td>SGC-270</td>
<td>5.6533</td>
<td>0.9439</td>
<td>0.21% ±0.16</td>
</tr>
<tr>
<td>SGC-102</td>
<td>5.6582</td>
<td>0.9537</td>
<td>0.64% ±0.16</td>
</tr>
<tr>
<td>SGC-103</td>
<td>5.6650</td>
<td>0.9168</td>
<td>0.8% ±0.16</td>
</tr>
</tbody>
</table>

\(^{1}\)Reference 1.
\(^{2}\)Reference 2.
Structure and lattice dynamics of Ge$_{1-x}$Cy alloys using anharmonic Keating modeling

C. Guedj* and J. Kolodzey
Department of Electrical and Computer Engineering, University of Delaware, Newark, Delaware 19716

A. Hairie
Laboratoire d’Études et de Recherches sur les Matériaux, Institut des Sciences de la Matière et du Rayonnement, UPRESA-CNRS 6004, 6 Boulevard du Maréchal Juin, 14050 Caen Cedex, France
(Received 21 December 1998; revised manuscript received 20 August 1999)

The incorporation of substitutional C into Ge is studied theoretically with an anharmonic Keating model fitted to recent experimental data and specifically adapted to the computation of the structural properties and the lattice dynamics of Ge$_{1-x}$Cy alloys. In the range of physically realistic concentrations (y<3%), the change of lattice parameter due to substitutional carbon is found to agree with Vegard’s law of linear interpolation between germanium and diamond with a maximum relative deviation less than 0.03%. This result is obtained in the case of a Ge$_{1-x}$Cy alloy either random, diluted, or with C mostly arranged in third nearest neighbors. In the case of a pseudomorphic alloy on germanium (001), the tetragonal distortion of the lattice is well described (error <0.1%) if the elastic constants of the alloy are linearly interpolated between the corresponding parameters of bulk Ge and C in the framework of macroscopic linear elastic theory. The position of the localized vibrational mode of substitutional C in Ge depends on the distribution of carbon, and new phonon modes appear for certain atomic arrangements. Carbon atoms in first nearest neighbor positions give new modes around 425, 480, and 610 cm$^{-1}$, while a new GeC-like mode occurs at 487 cm$^{-1}$. A signature of the fifth nearest neighbor configuration is calculated around 510 cm$^{-1}$. This study suggests that the content of substitutional carbon in Ge$_{1-x}$Cy alloys can be estimated from the lattice constant by x-ray diffraction for y<3%, and that the local order around C can be probed by Raman and infrared absorption spectroscopy.

I. INTRODUCTION
Substitutional carbon incorporation into Si-Ge alloys seems to be promising for expanding the versatility of IV-IV semiconductor compounds and devices.\textsuperscript{1} The Ge-Si-C alloy system is attractive for band gap and strain engineering of heterostructures.\textsuperscript{2} Meanwhile, the lattice mismatch between C and Ge is very high (about 59%), the difference of electronegativity is important, and the solubility of C in Ge is very low ($10^8$ atoms/cm$^3$ at the melting point of Ge).\textsuperscript{3} Therefore, careful optimization of the growth parameters is required to obtain a material suitable for device applications. Several attempts to grow Ge$_{1-x}$Cy alloys have been reported,\textsuperscript{1,4-7} but it is clear that carbon is not always fully substitutional in Ge. A theoretical analysis may help to predict the properties of the perfectly substitutional alloy, and several papers have addressed this issue.\textsuperscript{8,9} The prior theoretical work, however, lacked the availability of recent experimental data.\textsuperscript{2} In this present contribution, our theoretical approach will be explained; then the results about the structural effects of substitutional C in Ge and the corresponding localized phonon spectra will be successively detailed.

II. THEORETICAL APPROACH
Theoretical modeling of Si$_{1-x}$Ge$_x$C$_y$ alloys must take into account the strong local distortion around C. Kelires used a Tersoff potential\textsuperscript{10} and Monte Carlo simulations\textsuperscript{11} to predict significant deviation of the structural parameters from linearly interpolated values. In Kelires’ approach, the interatomic potential was fitted to the calculated\textsuperscript{12} enthalpy of formation ($\Delta H=0.2$ eV/atom) of the hypothetical zinc-blend Ge-C alloy. The precision of this value might be questionable, and this approach does not yield the precise lattice parameter of carbon-free compounds. Alternatively, Rücker and Methfessel\textsuperscript{13} fitted their anharmonic Keating potential to the lattice parameters, elastic constants, and zone-center optical phonon frequencies of the elementary compounds. This variant of the well-known Keating model\textsuperscript{14} is adapted to the description of elastic properties, phonon frequencies, and relaxed geometry when large distortions are involved. In comparison, a full \textit{ab initio} calculation would require greater computational effort. In our approach, we have kept the formalism and scaling laws of Rücker and Methfessel, but we have precisely fitted the force constants to the lattice parameters ($a_{Ge}=0.56576$ nm, $a_C=0.35668$ nm) (Ref. 15) and phonon modes of Ge\textsuperscript{16} and diamond\textsuperscript{17} [$\Gamma_{LTO}(\Gamma_{25'})_{Ge}=9.02$ THz, $\Gamma_{LTO}(\Gamma_{25'})_{C}=39.9$ THz]. The anharmonic Keating coefficients used are listed in Table I. The very high precision and reliability of these experimental data, which can be obtained by x-ray diffraction, Raman spectrometry, and absorption spectroscopy, justify our approach. The calculated lattice parameters and phonon modes are intended to have a precision of $10^{-3}$ nm and 0.1 cm$^{-1}$, respectively. Our potential has been also tuned to fit the recently measured\textsuperscript{5,6} localized vibrational mode of C in Ge (531 cm$^{-1}$) and the predicted lattice parameter of C in the hypothetical zinc-blend GeC compound. We previously obtained\textsuperscript{18} a value of $a_{GeC}$...
TABLE I. Anharmonic Keating parameters $\alpha$ and $\beta$ used for the calculations. Force constants and lattice constants are given in atomic units. The values in parentheses [Rücker and Methfessel, Phys. Rev. B 53, 3 (1996)] are given for comparison.

<table>
<thead>
<tr>
<th></th>
<th>$a_0$</th>
<th>$\alpha$</th>
<th>$\beta$</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>6.7424</td>
<td>0.143</td>
<td>0.101</td>
</tr>
<tr>
<td>Ge</td>
<td>10.695</td>
<td>0.0555</td>
<td>0.015</td>
</tr>
<tr>
<td>GeC</td>
<td>8.54</td>
<td>0.0742</td>
<td>0.031</td>
</tr>
</tbody>
</table>

$\approx 0.45176$ nm using a method similar to Ref. 19. The corresponding values found in the literature are also close to 0.45 nm. To simulate the structure, molecular dynamics relaxation is calculated from a 512 atom cubic supercell by time increments of 3 fs, until the total potential energy reaches a stable minimum. To model the fully relaxed (i.e., virtually substrate-free) alloy, we have computed isotropic relaxations, where no external pressure is applied to the computational box. In addition, we have investigated pseudomorphic Ge$_{1-x}$C$_x$ alloys on Ge(001) to compare with recent experiments. By definition, the parallel lattice parameter of the supercell is maintained to the value of Ge here. In a further stage, the local phonon density around carbon is computed, using the recursion method detailed in Ref. 20. With standards notations, if the Green function for a given atom $i$ and direction $x$ is given by

$$G(\omega^2) = \frac{1}{D-I\omega^2} \delta_{ix},$$

then the local phonon density of state is defined by

$$Y(\omega^2) = \frac{1}{\pi} \lim_{\delta \to 0} \text{Im}[G(\omega^2+i\delta)].$$

The recursion method permits to compute in a few steps a continuous fraction which approximates the Green function, thus enabling a convenient computation of the local phonon density of state for each atom. The calculated spectra can be compared with absorption spectroscopy and Raman spectroscopy data after application of the proper selection rules. Several carbon distributions have been tested: random, diluted, and 3nn. By definition, the diluted distribution is obtained when the minimum distance between two carbon atoms is above 1 nm. The 3nn distribution corresponds to carbon atoms mostly in third nearest neighbor arrangements. This latter configuration is the most stable, in agreement with Refs. 13 and 9. The results presented here are typically averaged on 12 analogous distributions.

III. RESULTS AND DISCUSSION

A. Microstructure

The extension of the local distortion around an individual C in the cubic supercell of 512 atoms is depicted in Fig. 1. The average distance between C and its first Ge neighbors is 0.213 62 nm, which is about 13% smaller than the Ge-Ge distance in pure Ge. The distortion is visible at the second nearest neighbor, but is attenuated after the third. Between the second and the third nearest neighbor, the Ge-Ge bond length increases to elastically accommodate the carbon-induced perturbation. It is clear that the carbon distortion is localized, and there is a local departure from a perfect translational symmetry, which induces a localized phonon mode studied below. This localized strain modifies the size of the supercell, and the average size along [001] gives the perpendicular lattice parameters represented in Fig. 2. In the case of isotropically relaxed alloys [Figs. 2(a) to 2(d)], the evolution of perpendicular (and parallel) lattice parameters follows Vegard’s law (within 0.03%) up to 3% C, whatever the atomic distribution of C. This might appear surprising, since the lattice parameter of the reference zinc-blende GeC compound ($a_{\text{GeC}}=0.45176$ nm) is smaller than the linear interpolation between Ge and C ($\approx 0.46122$ nm). Actually, for the Ge$_{0.5}$C$_{0.5}$ alloy, we found that the statistical distribution of C has a strong influence on the lattice parameter. By comparison, the departure from Vegard’s law is maximum around 50% Ge in Si-Ge alloy. The probability to form the SiGe ordered structure (with a smaller lattice parameter) may explain the measured deviation. For GeC alloys, Vegard’s law does not apply to the...
zinc-blende (1:1) compound, but this interpolation is reasonably accurate around Ge and diamond. Therefore it is possible to estimate accurately the substitutional carbon content of Ge$_{1-x}$C$_x$ alloys of low carbon content (<3%) by measuring the lattice parameter with x-ray diffraction. In the general case, the deviation from Vegard’s law may depend on atomic distributions, especially around the regions of possible ordered compounds. This trend is exacerbated in the case of pseudomorphic layers on Ge (001). From Figs. 2(e) to 2(h), it is clear that the perpendicular lattice parameters (hence the elastic constants of the alloy) depend on the atomic distribution of atoms; therefore the atomic distribution of C modifies the relaxation process in the pseudomorphic lattice. Experimentally, the atomic distribution of atoms may depend on the growth process; therefore the elastic constants might also depend on the sample preparation. In all cases, a linear interpolation between the elastic constants and lattice parameters within the frame of macroscopic linear elastic theory [Fig. 2(h)] gives the perpendicular lattice parameter within a reasonable error (<0.13%). This means that the relationship between the relaxed, parallel, and perpendicular lattice parameters ($a_0$, $a_{\parallel}$, $a_{\perp}$) may be expressed as

$$a_0 = a_{\perp} \left( \frac{1 + K a_{\parallel}/a_{\perp}}{1 + K} \right),$$

where

$$K = \frac{\nu}{1-\nu} = \frac{C_{12}}{C_{11}}$$

is the elastic correction factor and $\nu$ the Poisson ratio of the Ge$_{1-x}$C$_x$ alloy (with $\nu < 3\%$). The departure from this law is maximum for the diluted alloy, where carbon atoms have nearly no interaction with each other. We conclude that the proximity of carbon atoms affects the global distortion of the pseudomorphic lattice. The cooperative effect of two close neighbors. The wave numbers depend slightly on the C content and the lattice strain. The shift of the main localized vibrational mode (LVM) of substitutional C in Ge (around 530 cm$^{-1}$) depends upon the atomic distribution (Fig. 4). The local order may depend on the growth parameters, and there is no a priori shift of the mode with substitutional C content. In all cases, for low carbon contents, the LVM wave number of the pseudomorphic layer (around 529 cm$^{-1}$) is lower than its relaxed counterpart (around 531 cm$^{-1}$), which is observed experimentally.

**IV. SUMMARY**

In summary, we have performed molecular dynamics simulations using a valence force field model to simulate the incorporation of C into substitutional sites of Ge. In the case of relaxed alloys, the lattice parameter follows Vegard’s law of increasing distance between C. With standard notation, “1nn” means that the two carbon atoms are arranged in first nearest neighbors. The width of the peaks can be numerically tuned; it is given for comparison purposes only.

**B. Phonon spectra**

The computation of phonon spectra is a further basic tool to investigate this new material. In Fig. 3, the localized vibrational spectra around C are computed in the case of an isotropically relaxed supercell containing two carbon atoms. Curves (1nn)–(6nn) are calculated for increasing distance between C. With standard notation, “1nn” means that the two carbon atoms are arranged in first nearest neighbors. The width of the peaks can be numerically tuned; it is given for comparison purposes only.

**FIG. 3.** Localized phonon density spectra around C calculated by the recursion method in the case of an isotropically relaxed supercell containing two carbon atoms. Curves (1nn)–(6nn) are calculated for increasing distance between C. With standard notation, “1nn” means that the two carbon atoms are arranged in first nearest neighbors. The width of the peaks can be numerically tuned; it is given for comparison purposes only.

**FIG. 4.** Frequencies of localized phonon spectra around C calculated by the recursion method for increasing C content and various statistical distributions of substitutional C. Curves (a)–(c) are calculated for a random, diluted, and 3nn configuration, respectively, in the case of an isotropically relaxed alloy. The homologous curves (d)–(f) are computed for a pseudomorphic layer on Ge(001). The lines are displayed to guide the eyes only.
with a good accuracy (less than 0.03% error) up to at least 3% C, whatever the substitutional carbon distribution. Hence the carbon content can be successfully estimated through the measurement of lattice parameters by x-ray diffraction. The linear interpolation of elastic constants and lattice parameters of Ge and diamond gives a valuable estimate (error <0.13%) of the perpendicular lattice parameter of the alloy within the framework of macroscopic linear elastic theory. The influence of the distribution statistics increases with C concentration, and a departure from Vegard's law is obtained around the region of possible ordered compounds (like zinc-blende GeC). The relative position of carbon neighbors influences the localized phonon spectrum, and the shift of the LVM wave number with C strongly depends on the carbon distribution. This study provides reference analytical formulas applying to the perfect Ge_{1-x}C_x substitutional alloy. The predicted phonon spectra are a fundamental basis to probe the local order in this new material, which might play an important role in future IV-IV microelectronics and optoelectronics.

ACKNOWLEDGMENTS

We gratefully acknowledge support for this research by the ARO under Grant Nos. DAAH04-95-1-0625 and AASERT DAAG55-97-1-0249, by DARPA under Contract No. F49620-96-C-0006, and by the ONR under Grant No. N00014-93-1-0393.
Current Voltage Characteristics of High Current Density Silicon Esaki Diodes
Grown by Molecular Beam Epitaxy and the Influence of Thermal Annealing

M.W. Dashiell, R.T. Troeger, S. L. Rommel, T.N. Adam, P. R. Berger and J. Kolodzey
University of Delaware, Department of Electrical and Computer Engineering, Newark, DE 19716 USA.

A. C. Seabaugh and R. Lake
Applied Research Laboratory, Raytheon Systems Company, Dallas, TX 75243 USA.

Abstract

We present the characteristics of uniformly doped silicon Esaki tunnel diodes grown by low temperature molecular beam epitaxy ($T_{\text{growth}} = 275 ^\circ \text{C}$) using in situ boron and phosphorus doping. The effects of ex situ thermal annealing are presented for temperatures between 640 and 800 $^\circ \text{C}$. A maximum peak to valley current ratio of 1.47 was obtained at the optimum annealing temperature of 680 $^\circ \text{C}$ for 1 minute. Peak and valley (excess) currents decreased more than two orders of magnitude as annealing temperature and times were increased with rates empirically determined to have thermal activation energies of 2.2 and 2.4 eV respectively. The decrease in current density is attributed to broadening of the tunneling barrier due to the diffusion of phosphorus and boron. A peak current density of 47 kA/cm$^2$ was achieved and is the highest reported current density for a Si based Esaki diode (grown by either epitaxy or by alloying). The temperature dependence of the current voltage characteristics of a LTMBE Si Esaki diode in the range from 2.8 K to 325 K indicated that both the peak current and the excess current are dominated by quantum mechanical tunneling rather than by recombination. The temperature dependence of the peak and valley (excess) currents is due to the band gap dependence of the tunneling probability.
I. Introduction

To address issues of future device scaling and its limitations, researchers are focusing attention on new quantum devices, suitable for integration into silicon CMOS technology, with increased functionality, packing density and speed [1]-[5]. The negative differential resistance (NDR), bi-stability and high switching speeds associated with the quantum mechanical tunneling of electrons in devices including the Esaki tunnel diode, the resonant tunneling diode (RTD), and the resonant interband tunneling diode (RITD) may be exploitable for future logic, memory and oscillator circuits in computing and wireless communications applications.

Commercially available Si and Ge Esaki tunnel diodes are formed by alloying, a method incompatible with CMOS processing [5]. Few reports on a CMOS-compatible tunnel diode exist in the literature, such as Si RITDs grown by molecular beam epitaxy (MBE) [6,7], as well as p⁺-i-n⁺ diodes grown by MBE [8] and p⁺-i-n⁺ diodes combined with delta doping planes [9]. These diodes were grown at relatively low temperatures ranging from 325 to 370 °C. Two important figures of merits of tunnel diodes are the peak to valley current ratio (PVCR) and the peak current density. The highest PVCR for any epitaxially grown CMOS compatible tunnel diode is 4.2 (a Si/Si₀.₅Ge₀.₅ heterostructure Esaki with delta doping planes), while for an all Si diode it is 2.7 [9]. The addition of Ge to the intrinsic spacer was shown to increase the peak tunneling current as a result of lowering the tunneling barrier. The highest previously reported peak current density for a Si based tunnel diode was 22 kA/cm² for a Si/Si₀.₅Ge₀.₅ RITD grown at 370 °C. For an all Si RITD of equivalent structure and growth conditions, the peak current density was approximately one order of magnitude less [7]. A high current density is important for high speed switching applications where fast charging is necessary.

An obstacle to achieving heavily doped n⁺/p⁺ epitaxial layers by any technique is the low solid solubility of many electrical impurities (dopants) commonly used for Si. During heavy doping of MBE films, a profound effect is the thermally activated surface accumulation of impurities occurring at conventional Si growth temperatures, resulting in low dopant incorporation and spreading of the dopant profile [10], [11]. Recently, Gossman et al. reported on a low temperature MBE (LTMBE) (T_{growth} < 300 °C) technique which results in crystalline Si layers with 100% electrical activation of Sb and
B up to $6 \times 10^{20} \text{ cm}^{-3}$ and $1 \times 10^{21} \text{ cm}^{-3}$ respectively, for layers grown below a critical thickness, $h_{\text{epit}}(T)$ [12], [13].

There are disadvantages, however, associated with low temperature growth. Jorke et al. observed a significant increase in bulk recombination currents due to mid-gap states for Si diodes grown at 325 °C compared to diodes grown at 500 °C [8]. Several authors have reported high concentrations of point defects [14] or microvoids [15], which were detected using positron annihilation spectroscopy. For example, Gossman et al. [14] found a density of vacancy-like defects of $\sim 10^{18} \text{ cm}^{-3}$ for epitaxial Si films grown at 220 °C, while similar layers grown at 475 °C had a defect density of approximately 3 orders of magnitude less. However, these authors found that rapid thermal anneals (RTA) above 500 °C for 2 minutes reduced the defect density of the layers grown at 220 °C to below $5 \times 10^{15} \text{ cm}^{-3}$, which is the sensitivity of the positron measurement.

In this paper, we present the properties of uniformly doped Si $p^+\!-\!i\!-\!n^+$ Esaki type diodes grown by LTMBE at 275 °C. We demonstrated a peak current density of 47 kA/cm$^2$ in a Si-only tunnel diode, which exceeds any previously reported Si based NDR device fabricated by epitaxy or alloying. We attribute our high current densities to the low growth temperature with high dopant incorporation. The PVCR of the diodes grown using this technique were slightly lower than reported in [9], possibly a result of defects associated with the extremely high doping concentrations in our diodes. We quantitatively discuss the influence of post-growth annealing on the current-voltage characteristics in the temperature range from 640 to 800 °C. The tunneling currents at constant biases were shown to decrease upon annealing with a rate characterized by thermal activation energies between 2.2 and 2.4 eV. Current-voltage measurements taken between 4.2 and 325 K reveal that the current is dominated by quantum mechanical tunneling for all applied voltage biases studied in this investigation.

II. Experimental

Uniformly doped Si Esaki diodes were grown by LTMBE in an EPI-620 MBE system. Si was evaporated from an electron gun at a rate of 0.5 nm/minute. P-type (boron) and n-type (phosphorus) dopants were evaporated from an elemental B source and a gettered compound GaP source [16] respectively. A 10 nm intrinsic Si spacer ($i = \text{nominally undoped}$) was grown between the $n^+$ and $p^+$ regions. The substrate
temperature during growth was 275 °C, previously calibrated by observing the Au and Al eutectic reactions on a silicon substrate. A 15 nm p+ type Si buffer \((N_A=1\times10^{19}\text{ cm}^{-3})\) layer was grown on an 0.01 Ω-cm p-type (001) substrate, followed by the active regions: a 15 nm p++-type Si layer, followed by a 10 nm i-layer, and finally the 30 nm n++-type Si layer. Secondary Ion Mass Spectrometry (SIMS) revealed peak P concentrations of \(6-8\times10^{20}\text{ cm}^{-3}\) and B concentrations of \(4\times10^{20}\text{ cm}^{-3}\) in the active regions of the diode. The i-layer thickness was calculated from the Si growth rate and does not take into account the possibility of bulk or surface dopant segregation.

The samples were annealed \textit{ex situ} in an H\(_2\)/N\(_2\) (15%/85%) ambient using a Heatpulse Rapid Thermal Annealing (RTA) furnace. Mesa diodes 15 μm in diameter were formed using standard photolithography and aluminum metallization, followed by junction isolation by etching in a CF\(_4\)/O\(_2\) plasma. Room temperature electrical characteristics were measured using a HP4156B semiconductor parameter analyzer.

Samples for low temperature measurements were fabricated using a 40x40 μm\(^2\) square mesa with Ti/Au metallization. Bond pads were formed on top of a polyimide-insulating layer and were subsequently wire bonded into a package compatible with the cryostat. The cryogenic chamber was a Janis Research Inc., model number 14-CNDT Cryostat and the temperature was controlled using a GaAs temperature sensor (1.4 - 330 °K) and a feedback controlled resistive heating element. The low temperature current voltage characteristics were measured with a HP4155A semiconductor parameter analyzer.

\section{III. Results and Discussions}

\textbf{Current Voltage vs. Annealing}

Figure 1 displays the SIMS dopant profile for the Esaki diode prior to \textit{ex situ} annealings. The SIMS profile reveals a deviation from the step type dopant profile expected from the growth conditions. It is possible, however, that this smearing is an artifact of the SIMS measurement, since SIMS is known to suffer from knock-on and other effects which limit its depth resolution. Considering this uncertainty, it is difficult to quantify the affects of dopant segregation, which may have occurred during growth.
The inset of figure 1 displays the simulated band diagram near the junction under 0.1 V bias. The band diagram was calculated by self-consistently solving the effective-mass Schrödinger equation and Poisson equation for the charge profile taken from figure 1 (it was assumed that the dopants were completely activated), but does not consider effects such as band-tailing or states within the bandgap. As can be seen from the positions of the quasi-fermi levels relative to their respective band-edges, the doped layers are highly degenerate.

Figure 2 displays the room temperature current density vs. applied voltage characteristics (J-V) of the Si Esaki diode discussed above, after selected ex situ RTA anneals. The left-hand graph shows the J-V characteristics of the diode after 60 s isochronal RTA anneals. The right hand side shows the J-V characteristics after isothermal annealing at 775 °C. Negative differential resistance is observed for the lower three annealing temperatures (Figure 2, left) and for the shortest two anneal times (Figure 2, right). Due to the high current density, unannealed samples burned out before any NDR was observed, even under pulsed measurements. Table I lists the peak and valley current densities and their PVCR. Because of the high current densities the series resistance in the measurement setup (determined to be approximately 6 Ω) shifts the peak and valley currents to higher voltages. Analysis in the remainder of this section makes the appropriate correction for this voltage shift.

The diode currents in figure 2 are several orders of magnitude higher than expected from normal diode diffusion current. As a comparison, the left hand graph in figure 2 shows the simulated ideal diode current density for a Si p-n junction with $J_0 = 1\times10^{-12}$ A/cm$^2$ (dotted line). Jorke observed deviations from ideal diode current in MBE grown p$^+$-i-n$^+$ Si diodes in the same bias range, for i-layer thicknesses of 40 nm and less [8]. They observed negative differential resistance for i-layers of 10 nm and 5 nm. These observations are consistent with earlier studies of alloyed junction Si Esaki diodes [17-19], where the current transport below the onset of NDR was shown to be due to phonon assisted tunneling transitions from conduction to valence band states (the band to band tunnel current). The current beyond the valley voltage, referred to as the excess current, was shown to be due to tunneling through defect levels in the forbidden energy gap up to a voltage where the thermal (i.e. diffusion or recombination) current begins to
dominate. Both the band-to-band tunnel current and the excess current are proportional to an effective density of states and the probability for a tunneling transition to occur. The effective density of states for band-to-band tunneling can be expressed as an overlap integral between the density of states in the valence and conduction band multiplied by the occupational probabilities at a given energy [20]. Studies of the effect of high energy electron bombardment on the excess current on Si and Ge Esaki diodes revealed that the excess current increased proportionally to the electron dose. The chosen electron energy introduced defect energy levels within the material bandgap. Thus the magnitude of the excess current was proportional to the density of defect states within the gap [19]. The tunneling probability for both the band to band and excess tunneling currents are exponentially dependent on effective mass, the barrier height and width and field strength [20,21]. Expressions for the band to band tunneling current \( J \) and the excess tunneling current \( J_x \) are respectively:

\[
J = \text{Const} \times D \times \exp \left\{ -\beta m^* \frac{1}{2} n^{*\frac{1}{2}} E_G \right\} 
\]

\[
J_x = \text{Const} \times D_x \times \exp \left\{ -\left( \alpha_x W_0 e^{\frac{1}{2}} \right) \left( E_G - eV + 0.6(V_n + V_p) V \right) \right\} 
\]

The density of defect states is given by \( D_x \), \( \alpha_x \) is a material constant, \( e \) is the elementary charge, \( E_G \) is the band gap, \( V_n \) and \( V_p \) are the penetration of the quasi-fermi levels into the conduction and valence bands in volts, and \( V \) is the externally applied bias voltage across the junction. Equation 1 is a simplified expression for the band to band tunneling current using the abrupt junction approximation and assuming the junction potential is approximately equal to the bandgap voltage [21]. The parameters \( \beta \) and \( m^* \) (tunneling effective mass) are constants and \( D \) represents the density of states overlap integral at a given bias. Equation 2 is similar in form to equation 1 when the zero bias depletion width \( W_0 \) is substituted in terms of the effective carrier concentration \( n^* \) as in equation (3).

For the abrupt junction approximation, the zero bias depletion width is inversely proportional to the square root of the reduced or effective carrier concentration \( n^* \), defined as:
\[ \frac{1}{n^*} = \left( \frac{1}{n} + \frac{1}{p} \right) \sim W_0^2 \]  \hspace{1cm} (3)

where \( n \) and \( p \) are the electron and hole concentrations on either side of the junction. Because \( n^{*\frac{1}{2}} \) is proportional to the depletion width, it is referred to as the junction width parameter. For alloyed junction Si Esaki diodes fabricated with various doping levels, both the band to band tunnel current at constant bias and the peak current resulted in a set of parallel lines when plotted semi-logarithmically against \( n^{*\frac{1}{2}} \) [18]. This is a consequence of the exponential dependence of the tunneling probability on the width of the tunneling barrier. In the case of alloyed junction Esaki diodes, the tunneling barrier is determined by the width of the depletion region.

We determined the effective values of \( n^* \) versus annealing temperature for our high current density \( p^*-i-n^* \) Si tunnel diodes by extrapolating the straight-line fit of \( \ln J_{25mV} \) vs. \( n^{*\frac{1}{2}} \) in Figure 2 of reference 18 to our higher current densities (after correcting for series resistance). The bias of 25 mV is chosen to be consistent with Logan’s data [18], and because at this bias the current transport is expected to be solely due to tunneling between conduction to valence band states; the contribution from the excess or defect current becomes significant only at higher biases. Note that the values of \( n^* \) we have obtained by extrapolation from reference [18] do not necessarily reflect the actual electron and hole concentrations at any particular spatial position, since the depletion width of a \( p^*-i-n^* \) structure will be both a function of the i-layer width and the carrier concentrations. Rather, we correlate the temperature dependence of our extrapolated \( n^* \) values to an increase of the tunneling barrier width (using an abrupt junction approximation) after high temperature annealing.

Figure 3 depicts the natural logarithm of the current density at 25 mV (closed triangles) and 350 mV (open triangles) vs. \( 1/kT_{anneal} \) for 60 s duration \textit{ex situ} annealing. The inset of figure 3 shows the decrease in current density at 25 mV and 350 mV vs. isothermal (775 °C) annealing time. An empirical expression for the tunneling current at constant bias is:

\[ J = J_o \exp(-r t_{anneal}) \]  \hspace{1cm} (4)
with a thermally activated rate $r$:

$$r = r_o \exp \left( - \frac{E_A}{k_B T_{\text{anneal}}} \right)$$  \hspace{1cm} (5)

where $J_0$ and $r_0$ are constants, $k_B$ is Boltzmann's constant and $t_{\text{anneal}}$ and $T_{\text{anneal}}$ are the annealing times and temperatures respectively.

Fitting the data in figure 3 to equations (4) and (5) (solid lines) gives values for the activation energy $E_A = 2.24 \pm 0.42$ eV for the current at 350 mV, and $E_A = 2.39 \pm 0.36$ eV for the current at 25 mV. As discussed previously, the current at 25 mV bias is assumed to be dominated by band-to-band tunneling. We assume also that at 350 mV the excess current is due to tunneling through defect levels as in reference [19]. The latter assumption is further validated in the following section where the current at a constant bias of 325 mV was shown by its temperature dependence to be a tunneling current. From the extracted activation energies and their uncertainties, it is apparent that both tunneling currents (band to band and defect related tunneling current) have nearly the same dependence on thermal annealing. This explains why the PVCR only varies by a factor of 1.5, while the absolute magnitudes of peak and valley currents vary by more than 2 orders of magnitude over the range of annealing temperatures. We note from equations (1) and (2) that the one common variable for both the band-to-band current and the excess current is the exponential dependence on the tunnel barrier width (via $n^*$ in equation (1)). As discussed in more detail below, we conclude that for the annealing conditions used in this study, the change in magnitudes of the peak and valley currents are due to broadening of the tunnel barrier which occurs for anneals above 640 °C.

Duschić et al. has recently reported on the dependence on the peak and valley current on one minute anneals in the temperature range of 550 °C to 750 °C for heterostructure Si/Si$_{0.5}$Ge$_{0.5}$ p$^+\!$-i-n$^+$ Esaki diodes [9]. These authors observed two trends in the post annealing JV characteristics, where we distinguish between the low temperature (< 680 °C) and high temperature (> 680 °C) behavior. As the annealing temperature was increased from 550 to 680 °C the peak current of the Si/Si$_{0.5}$Ge$_{0.5}$ p$^+\!$-i-n$^+$ diode remained essentially constant, while the valley current decreased. In this temperature region, the PVCR increased from approximately 1 to the maximum value of
4.2 for a 680 °C anneal. These authors attributed this behavior to the annealing of electrical active point defects, which were formed during low temperature growth. A reduction in the number of these defects will decrease the density of defect states (D_X in equation (2)). Justification of their conclusion may be found in the study of Gossman et al. who observed that the density of vacancy-like defects in Si epitaxial layers grown by LTMBE was reduced by 3 orders of magnitude after annealing above 500 °C [14]. However no activation energy was reported for either study. Previous authors have correlated the annealing dependence of excess currents with a decrease in point defects in alloyed junction Si Esaki diodes. Logan et al. [23] examined the effect of electron induced damage to the lattice on the excess current. These authors observed the excess current at constant bias (350mV) was increased proportionally to the electron dose [19]. Post-bombardment annealing at temperatures from 300 to 400 °C reduced the excess current to its pre-bombardment magnitude at a rate characterized by an activation energy of 1.3 eV. The increase/decrease in excess current was attributed to the creation/annihilation of defect states within the bandgap (i.e. an increase/decrease of D_X in equation 2). During the electron irradiation/annealing experiments of reference [19] the peak current remained constant indicating that the width of the tunnel barrier had remained constant.

For annealing temperatures of 680 °C and above (the high temperature region) Duschl et al. found that the peak and valley currents decreased at the same rates and more rapidly than for the low temperature anneals. They attributed the decrease to a broadening of the depletion zone due to smearing of both the B and P delta doping spikes, which was confirmed by SIMS.

The high current density Si Esaki diodes that we investigated in this article were annealed under conditions similar to the high temperature anneal region in reference [9]. From the nearly equivalent thermal dependencies of the band-to-band and the excess currents, we concluded that the dominant mechanism occurring during ex situ annealing was broadening of the tunnel barrier width, which is consistent with Duschl's conclusions. For our uniformly doped p⁺-i-n⁺ Si Esaki diodes, we expect that the broadening of the tunneling barrier is due to dopant diffusion from the heavily doped p⁺ and n⁺ layers into the intrinsic spacer layer. Using the abrupt junction approximation,
we calculated the relative changes in the tunnel barrier width in terms of the extrapolated n* (i.e. the width parameter) values listed in Table I. We then approximated a characteristic diffusion length of P and B into the intrinsic spacer assuming a Gaussian diffusion profile and using the diffusion coefficients for P and B in Si [22]. For all annealing conditions, the change in the tunnel barrier width determined from the extrapolated n* values were the same order of magnitude as calculated for the characteristic diffusion length of the P and B dopants into the intrinsic spacer layer. Based on the decrease in the 25 mV tunneling current from the value at 640 °C to that after 1 minute annealing at 680 °C (800 °C), the values of n* in table I correlated to an increase in barrier width of 2Å (25Å). Approximate calculations for the relative diffusion lengths for both P and B summed together are ~3 Å (20 Å) for one minute anneals at 680 °C (800 °C), in reasonable agreement with the observed decrease in current. The characteristic diffusion length calculation is approximate due to uncertainties in the diffusivities of P and B in the presence of excessive point defects and high concentrations.

We conclude then that for P and B doped Si Esaki diodes the dominant mechanism affecting the current voltage characteristics during annealing above 680 °C is dopant re-distribution, and the corresponding increase in the width, W₀, of the tunneling barrier. As dopants are depleted from the heavily doped p⁺ and n⁺ active regions, the spatial separation between the degenerate conduction and valence band edges increases, resulting in a strong decrease of both band-to-band (peak) and excess(valley) currents. The change in magnitude of both currents exhibit nearly equivalent thermal dependencies. This is a direct consequence of the exponential dependence of the tunnel probability on the barrier width. We determined an empirical activation energy of between 2.2 and 2.4 eV to describe the rate for which the tunneling current magnitudes decrease due to the broadening of the P and B profiles in Si Esaki. From reference [9], lower temperature anneals for one minute (≤ 640 °C) decrease only the valley current due to a reduction in point defects, thus increasing the PVCR. This process dominates only at low temperatures and may preliminarily be characterized by an activation energy of approximately 1.3 eV, based on the results of reference [23]. Above 680 °C, the redistribution of dopants appears to prevent further increases in PVCR since the peak
current is dropping off at nearly the same rate as the valley current. The optimal anneal temperature for high PVCR in our study, as well as that in reference [9], is 680 °C. This temperature should correspond to that where defect annealing is most rapid, however; it is still low enough to prevent dopant redistribution from increasing the barrier width; thus the peak current remains essentially constant. The use of dopants with lower diffusivities, such as Sb and As, may permit higher temperature stability of the peak current and possibly greater PVCR since their diffusion coefficients are lower than for B and P in Si [22]. A low bulk diffusivity will allow ex situ anneals at higher temperatures and times so that defect annealing is maximized (excess current reduced), yet the tunnel barrier will remain unchanged (peak current remains constant). Silicon RITD structures synthesized using Sb and B delta doping planes indicate that Sb does not diffuse for one minute anneals at 700 °C, while the B significantly redistributes itself [24]. A significant difference for these Si RITDs is that the as grown diodes exhibited the IV characteristics of backward diodes. The peak current of these devices increased monotonically for annealing temperatures between 600 and 700 °C despite dopant redistribution. This is in direct contrast to their computer simulations, as well as to our results and those of reference [9] where as grown samples exhibited the highest current densities and ex situ annealing always decreased the currents. To explain the increase in peak current the authors suggested that annealing may be activating dopants in the delta doped planes [24].

**Current Voltage Characteristics from 4.2 °K to 325 °K**

The previous section suggested that both the peak and the excess currents were due to quantum mechanical tunneling. These assumptions were consistent with previous studies of alloyed junction Si Esaki diodes. It was deemed necessary, however, to confirm the transport mechanism(s) (for LTMBE Si Esaki’s) since the LTMBE is a non-equilibrium process, while the alloying process occurs much closer to thermodynamic equilibrium. Since our growth process occurs far from equilibrium, the impurities and other defects may exist in concentrations significantly higher than by equilibrium growth methods and consequently may cause excessively high recombination currents. To verify the tunneling nature of the low bias (band to band) and high bias (excess) currents, we measured their dependence on diode operating temperature. The current voltage (IV)
characteristics after annealing in forming gas 775 °C (60s) were measured as described in the experimental section. Figure 4 shows the current voltage curves of the Si Esaki diode with $i = 10$ nm diode at measurement temperatures from 4.2 °K to 325 °K. As the temperature increased, a variation of less than one order of magnitude in current was observed. A series resistance of 8 Ω in this measurement setup accounts for the increase in peak voltage as the peak current is increased. A weak temperature dependence of the current is typical for tunneling, which is not thermally activated in contrast to the normal diode diffusion or recombination current. Figure 5 plots the PVCR versus measurement temperature (left axis) and the ratios of the peak, valley and constant bias (325 mV) currents to their respective 4.2 °K current magnitudes. It is evident that the peak and valley currents exhibit almost exactly the same temperature dependence up to about room temperature. The excess current at constant bias (325 mV-corrected for series resistance) likewise exhibits a weak temperature dependence.

The ratio of the peak tunneling current to its value at 4.2 °K can be derived from equation (1) in the previous section

$$\frac{I_{\text{tunnel}}(T)}{I_{\text{tunnel}}(4.2 ^\circ K)} = \exp \left[ - \beta m^* \frac{n^*}{\bar{n}} \frac{1}{2} \Delta E_G \right]$$

(6)

where $\Delta E_G$ is the bandgap difference between temperature $T$ and its value at 4.2 K, $m^*$ and $n^*$ are the effective electron mass and reduced carrier concentration, and $\beta$ is a constant. The exponent of 1 for the bandgap term is again due to the approximation of the built in voltage being equal to that of the band gap. We have fit the temperature dependence of the peak current ratios to the above equation using the optical bandgap temperature dependence data of [25] to obtain the solid line shown in figure 5. A value of 5.1 eV^{-1} is obtained for $\beta m^* \bar{n}^{-1/2} n^*^{-1/2}$. The good fit between the experimental curves of $I_{\text{peak}}(T)/I_{\text{peak}}(4.2 ^\circ K)$ and equation 6 illustrate that the temperature dependence of the tunneling currents expected from the tunneling transition probability, where the change in bandgap is the only temperature dependent term. The slight deviation (decrease) of the experimental points from theory near room temperature may indicate that the overlap integral between the fermi-dirac occupational probability and the density of available
states is changing due to the temperature dependence of the fermi-level. It is well known
that as temperature increases, the fermi level decreases towards the intrinsic fermi level
until eventually the material becomes non-degenerate. The good agreement between the
tunneling probability term and the experimental data at temperatures below ~300 K
suggests that the overlap integral remains constant up to approximately room
temperature.

The valley and the excess currents at a constant bias of 325 mV (corrected for
series resistance) likewise follow an exponential dependence on Si bandgap up to around
room temperature, implying the tunneling nature of the excess current. In figure 5, the
deviation from the theoretical curve from the temperature dependence of the excess
current ratio may be explained by the fact that the factor $\beta$ in in equation (6) actually
depends on bias through the field strength at the junction. Thus over the temperature and
bias conditions we have studied, we rule out recombination currents inside the depletion
region or at the surface as contributors to the excess currents because these currents
exhibit strong thermal dependencies.

To observe the fine structure of the IV characteristics, we have submerged the
sample in liquid helium and evacuated the submersion chamber to achieve a
measurement temperature of 1.7 °K. An observable increase in the conductance at
energies corresponding to certain phonon (or combination of phonons) energies is
expected in an indirect material such as Si due to momentum conservation [17]. Figure 6
shows the first and second derivatives of the IV characteristics at biases from -200 mV to
+300 mV. Three inflections are evident in the first derivative curve and become more
pronounced in the second derivative curve where the phonon energy is approximately
indicated by the maximum of the second derivative peak [17]. For the diode shown in
figure 4, these values occur at -66, +53 and +173 mV. A correction of 8 $\Omega$ for the series
resistance give values of -17, +18 and +49 mV. These values are reasonably close to the
values assigned by Chynoweth for the transverse acoustic (18.4 meV) and the transverse
optical (57.6 meV) phonon branches. The difference between Chynoweth's TO value and
ours may be due to incomplete voltage correction caused by a voltage-dependent series
resistance for our non-alloyed contacts. It is probable that at 1.7 °K, a non-alloyed
contact exhibits some non-linearity due to thermionic emission through the metal-
semiconductor barrier. Other than the precise positions of the inflection points in the first derivative of the IV, our conductance curves appear very similar to those of Chynoweth's. These observations indicate that the low bias transport mechanisms are the same for LTMBE Esaki diodes and for alloyed junction diodes, despite our much higher current densities and low temperature growth process.

IV. Conclusions

We have presented current-voltage results and the effects of *ex situ* rapid thermal annealing on uniformly doped Si Esaki diodes grown by MBE. We have shown that all tunneling currents are reduced by *ex situ* annealing for one minute between 640 and 800 °C. The decrease in tunneling currents is attributed to an increase of the tunnel barrier due to P and B diffusion in Si. The rate of current decrease is described by a thermal activated rate with an activation energy of between 2.2 eV and 2.4 eV. An optimal annealing temperature of approximately 680 °C for maximal PVCR in Si Esaki diodes doped with P and B appears to occur at the transition temperature where the mechanism dominating the *ex situ* IV characteristics changes from defect annealing to dopant redistribution. This behavior is expected when comparing our activation energy to the lower activation energy (1.3 eV) describing the annealing of point defects in Si Esaki diodes [23]. These conclusions suggest that higher PVCR are obtainable by using dopants with lower diffusivities such as As and Sb, since higher temperatures may be used for point defect annealing, while maintaining the original doping profile.

Variable temperature IV measurements were used to verify that both the peak current and excess currents were dominated by tunneling currents rather than thermally activated recombination or diffusion currents. Inflections in the diode conductance were observed at cryogenic temperatures, consistent with phonon assisted tunneling in an indirect band gap semiconductor. The measured peak current density of 47 kA/cm² is higher than that reported for any Si based tunnel diode including epitaxial Si/SiGe tunnel diodes and alloyed junction Si Esaki's. Only one letter reports a higher peak current density (~100kA/cm²) in a Si Esaki, by combining a heavy diffusion process with an alloying technique, however their actually current density may be significantly lower due to the large uncertainty and non-uniformities in determining the junction area.[26].
Acknowledgements

The authors gratefully acknowledge support by DARPA contract number F49620-96-C-0006 and by ONR grant no. N00014-93-10393. They thank R. G. Wilson for SIMS measurements, C. Guedj for x-ray diffraction measurements, M. Green for processing assistance and P. Thompson and Karl Hobart for discussions concerning MBE growth calibration. They thank Bob Aldret for invaluable assistance with the low temperature measurements. They also thank Mike Mauk, Paul Sims, Brian Feyock and Jeff Cox of AstroPower Inc. for assistance with plasma etching and the polyimide process.
References


Figure and Table Captions

Figure 1. SIMS profile of B and P dopants for the high current density Si p⁺-i-n⁺ Esaki diode prior to ex situ annealing. The inset displays the calculated band diagram where $E_F$ is the quasi fermi level, $E_C$ is the conduction band and $E_V$ is the valence band.

Figure 2. Current density vs. the applied voltage for a LTMBE Si tunnel diode after 60 s anneals at various temperatures (left hand plot). The right hand plot displays the same diode structure after annealing at 775 °C for various times. The dotted line simulates the magnitude of the ideal diffusion diode current in Si for $J_0 = 1 \times 10^{-12}$ A/cm².

Figure 3. Plot of the natural logarithm of current density at constant biases vs. the inverse of the annealing temperature ($T_{ANN}$) where $k_B$ is the Boltzmann factor. The open triangles represent the current at 350 mV, while the filled triangles represents the current at 25 mV after series resistance corrections. The data was fit to equations (4) and (5) giving an activation energy of 2.24 eV ± 0.42 eV and 2.39 ± 0.36 eV. The inset to figure 2 shows the decrease in current as a function of isothermal annealing time.

Figure 4. Variable temperature IV curves of a 40×40 µm² Si Esaki tunnel diode after a 60 s anneal at 775 °C. Measurement temperatures ranged from 4.2 °K to 325 °K. The variation of peak voltage versus peak current yields a series resistance of 8 Ω.

Figure 5. Peak-to-valley current ratio (PVCR) of the diode from figure 4 as a function of measurement temperature (filled circles, left axis). The right axis shows the correct scale for the ratio of the peak (hollow circles) and valley (hollow up-triangles) currents as well as the current at a constant bias of 325 mV (hollow squares) to their respective current values at 4.2 °K. The solid line is a fit to equation 6 using the optical bandgap data of reference [24], illustrating that the temperature dependence of the tunneling current is due to the change in bandgap in the tunneling probability. The slight deviation of the valley and high bias (350 mV) points from the theoretical curve is expected at higher voltages, due to increases in field strength in the junction.

Figure 6. Conductance, $dI/dV$ (left axis) and the second derivative, $d^2I/dV^2$ (right axis) of the LTMBE grown Si Esaki diode from figure 4 taken at 1.7 °K. After correcting for series resistance, we attribute the inflections to contributions from the TA (18.4 meV) and TO (57.6 meV) phonons to the tunneling current.

Table I. Relevant dc electrical parameters for MBE grown Si Esaki diode structure A for one minute RTA anneals. The values of the reduced carrier concentration, $n^*$ were extrapolated from the data given in reference [18]. The diode annealed at 800 °C did not exhibit a valley region, only an inflection point.
Table I.

<table>
<thead>
<tr>
<th>Anneal Temperature °C</th>
<th>$J_{\text{peak}}$ (kA/cm²)</th>
<th>$J_{\text{valley}}$ (kA/cm²)</th>
<th>PVCR</th>
<th>Extrapolated $n^*$ (×10¹⁹ cm⁻³)</th>
</tr>
</thead>
<tbody>
<tr>
<td>640</td>
<td>46.8 ± 3.1</td>
<td>35.8 ± 1.0</td>
<td>1.3 ± 0.06</td>
<td>4.9</td>
</tr>
<tr>
<td>680</td>
<td>43.4 ± 1.9</td>
<td>29.2 ± 1.3</td>
<td>1.47 ± 0.05</td>
<td>4.8</td>
</tr>
<tr>
<td>700</td>
<td>26.1 ± 0.7</td>
<td>18.4 ± 1.3</td>
<td>1.425 ± 0.06</td>
<td>4.4</td>
</tr>
<tr>
<td>720</td>
<td>19.0 ± 1.9</td>
<td>14.1 ± 1.2</td>
<td>1.34 ± 0.04</td>
<td>4.0</td>
</tr>
<tr>
<td>750</td>
<td>9.3 ± 0.2</td>
<td>7.9 ± 0.09</td>
<td>1.17 ± 0.01</td>
<td>3.7</td>
</tr>
<tr>
<td>775</td>
<td>3.6 ± 0.5</td>
<td>3.2 ± 0.06</td>
<td>1.1 ± 0.01</td>
<td>3.5</td>
</tr>
<tr>
<td>800</td>
<td>0.05*</td>
<td>-</td>
<td>-</td>
<td>2.2</td>
</tr>
</tbody>
</table>
Figure 1
Figure 2
Figure 3
Figure 4

Increasing T
Figure 6
Circuit Applications of Quantum MOS Logic*

Shriram KULKARNI and Pinaki MAZUMDER†

Abstract

We present design approaches and system applications for circuits that integrate resonant tunneling diodes (RTDs) with MOS devices in the post-shrinking VLSI era to achieve improved performance as compared to conventional CMOS. The high switching speed of RTDs and their negative differential-resistance (NDR) characteristics are ideally suited for the design of fast and compact self-latching logic circuits. The possible use, in the future, of these quantum MOS (QMOS) gates in deeply pipelined computing systems will result in elimination of the area, delay and power overhead of pipeline latches that limits conventional CMOS-based systems, leading to compact and fast system designs while retaining advantages of CMOS, such as low power dissipation and high packing density. In particular, communication systems and digital signal processors are expected to benefit from the gate-level pipelining approach due to their low data dependence.

1 Introduction

State-of-the-art technologies based on field-effect devices such as MOSFETs have, over the past several decades, met growing end user performance requirements by scaling device dimensions. The physical limits on performance improvement by scaling, using conventional device transport phenomena, will likely be reached in the early part of the next century, necessitating alternative device concepts to continue fueling the growth of the VLSI industry. As device dimensions in integrated circuits shrink to deep-submicron levels, quantum effects, such as resonant tunneling, become more prominent leading to interesting new device characteristics which can be exploited to create extremely fast and compact circuits [1]. Several novel logic circuits using RTDs in conjunction with transistors [2, 3, 4, 5] have been proposed in the past few years. These circuits have one or more of the following advantages over conventional logic circuits: 1) reduced circuit complexity for implementing a given function, 2) low power operation, and 3) high speed operation. RTD-based circuits are usually fabricated using III-V technology which offers high performance devices such as hetero-junction bipolar transistors (HBTs) and high electron mobility transistors (HEMTs). While such circuits demonstrate very high switching speeds, they operate at high current levels thus consuming substantially higher absolute power than equivalent CMOS circuits. Also, the packing density of III-V technology based VLSI circuits is more than an order of magnitude smaller than CMOS VLSI circuits. However, the unique NDR characteristics of RTDs coupled with their high tunneling speeds lead to very compact and fast circuit topologies. Thus it is very attractive to envision these compact, high-functionality circuits implemented in a technology such as CMOS that offers low power dissipation and very large integration levels. While co-integration of RTDs and MOSFETs is still an active area of research, in the following sections, we discuss the prospects of circuits and systems using QMOS technology using specific examples and simulation results.

2 QMOS Logic Families

Two basic QMOS logic families are: 1) Static QMOS, and 2) Bistable QMOS. A static QMOS gate consists of an RTD pull-up load and a pulldown network of n-transistors that determines the logic operation performed by the gate. All static QMOS gates may be designed as ratioless circuits. This feature is of use in certain layout design styles such as sea-of-gates and gate arrays. Static QMOS logic yields the simplest and most robust logic circuits of any of the QMOS logic family. The circuit output high voltage is equal to the power supply voltage, \(V_{dd}\), whereas the output low voltage is determined by the device characteristics of the RTD and the FET. Static QMOS circuits rely solely on the fast switching of the RTD across its NDR region for performance improvement. The possibility of two stable RTD operating points at the same current level, due to NDR characteristics, makes bistable QMOS logic feasible. The operating principle of the bistable element may be understood by considering the simplified circuit shown in Figure 1(a). An RTD forms the active load in the circuit. There are \(m\) inputs in the \(n\)-type MOSFET logic block which determines the circuit function, a clock transistor which controls the evaluation of the gate, and a bias transistor that maintains the quiescent current through the RTD while also controlling the precharging of the gate output. Figure 1(b) shows the load lines for the bistable logic gate. The bias transistor is used to reset the state of the gate or to maintain a quiescent current through the RTD which is between its peak and valley currents. Initially, a low going pulse on the bias line resets the gate output to logic 1 (point

*This research has been supported by a grant from DARPA.
†Department of Electrical Engineering and Computer Science, The University of Michigan, Ann Arbor, MI 48109-2122 USA
Figure 1: (a) Bistable-mode QMOS logic gate (b) Load lines for bistable QMOS gate operating point

$H$ in the load lines). The clock transistor is designed such that if the n-block is turned on, turning the clock transistor on will cause the current through the RTD to exceed its peak current value thus switching the state of the gate and causing the output to go low. Thus, any change in the inputs $I_1, I_2, \ldots, I_n$ is reflected at the output node only when the clock signal is active. When the clock signal becomes inactive, the bias transistor maintains the output voltage within the correct range of logic 1 or logic 0. The circuit operating point is either $Q_H$ or $Q_L$ depending on whether the n-logic block is off or on when the clock signal becomes inactive. Figure 2 shows the simulation of a QMOS bistable inverter circuit operating at a clock frequency of 10 GHz. The simulation of QMOS circuits has been carried out using a SPICE simulator for NDR devices [6]. The circuit has been designed using 0.35 micron CMOS devices and operates at a power supply voltage of 1.5 V with a power dissipation of 70.7 $\mu$W. The absence of the threshold drop of the PMOS devices allows for lower supply voltage operation in QMOS circuits. The power-delay product of 7.07 $fJ$ is much superior to a corresponding dynamic CMOS circuit with an identical pulldown network that has a power-delay product of 10 $fJ$ operating at a maximum clock frequency of 5 GHz. Additionally, the RTD maintains the output node voltage via a conducting path from the supply and hence has greater noise immunity that dynamic CMOS circuits that are susceptible to charge sharing errors.

3 Gate-level Pipelining of QMOS Circuits

Using QMOS logic, a bistable full adder is designed as a two-stage logic block. For correct operation of the bistable logic gates, bias and clock pulses are required as mentioned previously. However, when multiple gates are cascaded, as is the case in a full adder, a gate must be clocked only after all its inputs have been correctly evaluated. This requires a multiphase clocking scheme in which each gate is evaluated in a different phase than its fanins and fanouts. For cascaded RTD-MOSFET gates, a two-phase clocking scheme is used. This is similar to dynamic CMOS clocking. Figure 3 shows the schematic of the full adder circuit. The majority function that gives the carry output is evaluated on Phase 1 of the clock. Each clock phase consists of a pulse on the bias line followed by an evaluation clock pulse in accordance with the operation sequence of the gate explained in Section 2. Bistable buffers clocked on Phase 1 are required to synchronize inputs to the sum stage of the circuit which is evaluated on Phase 2 of the clock. The QMOS adder is pipelined at the gate level without necessity for external pipeline latches. This has advantages over conventional pipelining schemes that are commonly used to speed up computation by dividing a combinational block into several
sequential stages such that each stage performs a different operation during a particular clock cycle. Conventional pipelining schemes are limited by the added delay and area of pipeline latches. A combinational block consisting of \( n \) stages, each having a delay of \( t_c \), will have a total delay of \( nt_c \). If we pipeline this circuit by introducing a latch, having delay \( t_l \), at the output of each stage, the maximum delay of the circuit becomes \( (t_c + t_l) \). The throughput of the circuit increases from \( 1/(nt_c) \) to \( 1/(t_c + t_l) \) but the latency increases from \( nt_c \) to \( n(t_c + t_l) \). Also, if \( a_e \) is the area of the combinational block; after pipelining, the area of the circuit increases to \( a_e + nk_t \), where \( a_l \) is the area of a latch and \( k \) is the number latches at each stage. If the latch delay \( t_l \) is much larger than the stage delay \( t_c \), it places an upper bound on the maximum achievable throughput of the pipelined circuit. Thus, in conventional pipelining schemes, there exist direct trade-offs between the area of the pipeline latches and the achievable throughput. However, the use of RTDs and MOSFETs in designing self-latching circuits improves the performance of these gate-level pipelined circuits over conventional pipelined circuits because the latch delay, \( t_l = 0 \). Also, if latency is not of concern, as is the case in signal processing systems and communication systems, each logic gate can operate in the bistable mode resulting in maximum possible throughput.

The QMOS bistable full adder uses 5 RTDs and 20 n-type MOSFETs. To convert a standard 24-MOSFET static CMOS adder to a similar gate-level pipelined adder, we would require an additional 40 transistors for 5 latches required for the carry, the sum, and the three input signals. The addition of these latches would provide the pipelining advantage in standard CMOS but would increase the stage delay and area due to the additional latches. Thus, the QMOS logic family has advantage over conventional CMOS logic in terms of greater circuit compactness and improved speed. The application of such gate-level pipelined logic to system design is discussed in the following section.

4 System Applications of QMOS Logic

Communication systems and signal processing systems represent two application areas where deeply pipelined systems are effective because of the volume and similarity of computational requirements at each clock cycle. These systems have minimal data dependence between active computations in pipeline stages and hence are ideal candidates for implementation using gate-level pipelined QMOS logic. We explain a typical system application of QMOS logic using a parallel correlator as an example. Typically, in spread spectrum systems, a parallel correlator computes the correlation of the incoming data stream with a pre-determined PN sequence of a fixed length. This correlation value is used to estimate the output data. For secure and noise-free communication, a long PN sequence length is desirable, resulting in reduced symbol transmission rate. To maintain a reasonable transmission rate, it is therefore necessary to employ high-speed circuits in the receiver. The gate-level pipelined approach of QMOS along with its elimination of pipeline latch overhead facilitates this requirement. The pipelined correlator [7] illustrated in Figure 4 uses a 32-bit latch to hold the PN sequence. The input is a serial bit stream which is fed to a 32-bit shift register. The 32-bit latch and 32-bit shift register are each composed of 64 bistable QMOS inverters. A pair of cascaded bistable inverters each operating on single, separate phases of the two-phase clock form the basic 1-bit latch. The 32-bit raw correlation vector is generated by performing a bitwise XOR operation on the PN sequence latch output and the most recent 32 bits of the sampled signal available at the shift register output. The raw correlation vector is automatically latched at the output of the XOR network due to the use of self-latching gates. This vector forms the input to the pipelined adder network that determines the difference between the number of 1s and 0s in the raw correlation vector at each cycle. The pipelined adder network consists of 26 nanopipelined full adders, 11 nanopipelined half adders, and 36 bistable inverters, illustrated in Figure 5, forms the core of the parallel correlator. The adders used in the design have complemented sum and carry outputs in order to reduce pipeline latency. The circuit performs eighteen stages of addition to generate a 7-bit result at each clock cycle that is the difference between the number of 1s and number of 0s in the correlation vector. Since the seven bits of the adder network output are not simultaneously
generated, bistable inverters are required to synchronize the bits such that all seven bits of a correlation appear in order at the output of the correlator. System applications of QMOS logic have been explored for circuits such as pipelined carry-save multipliers, phase accumulators for direct digital frequency synthesizers and turbo-code decoders in digital communication systems. The advantages of QMOS stem from compactness of the logic, inherent bistability and high switching speed of the RTDs, and elimination of bulky and slow PMOS devices. Table 1 compares QMOS with dynamic and static CMOS in terms a normalized area-power-delay metric for various circuits.

Table 1: Comparison of QMOS with CMOS

<table>
<thead>
<tr>
<th>Circuit</th>
<th>Dynamic CMOS</th>
<th>Static CMOS</th>
<th>QMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bistable Inverter</td>
<td>14.2</td>
<td>3.9</td>
<td>1</td>
</tr>
<tr>
<td>Pipelined Adder</td>
<td>24.9</td>
<td>5.7</td>
<td>1</td>
</tr>
<tr>
<td>32-bit Correlator</td>
<td>33.1</td>
<td>20.2</td>
<td>1</td>
</tr>
</tbody>
</table>

5 Conclusions

A design methodology for a new logic family using RTDs and MOSFETs has been presented. The proposed logic family has advantage over conventional CMOS logic in terms of circuit compactness and improved power-delay product. Basic bistable logic gates have been designed in the proposed logic family and their operation has been verified through simulation. The design of complex functions such as a pipelined full adder has been demonstrated. The bistable nature of the circuits eliminates pipeline latch overhead of area, power, and delay, leading to higher throughput in pipelined systems as demonstrated in the design of a 32-bit parallel correlator. In light of this, the proposed logic family has possible applications in high speed communication systems and signal processing systems where a large fraction of the devices are switching at a given time and pipeline latency is not a major concern.

References


Design and Analysis of Resonant-Tunneling-Diode (RTD) Based High Performance Memory System

Tetsuya UEMURA[a] and Pinaki MAZUMDER[b], Nonmembers

1. Introduction

The present large demand for high-speed and low-power memory systems has mainly fueled by the explosive growth of large-scale computing and communication systems. Over the past few decades, device dimensions have progressively diminished using the well-known device scaling law in order to meet the increasing needs for higher computing and communication speeds as well as lower energy consumption of pervasive communication and portable electronic systems. Memory devices, especially dynamic random access memories (DRAMs), owing to the tiny size of its memory cell consisting of a vertically integrated capacitor and a pass transistor, define the cutting edge of the VLSI technology. Taking advantages of device scaling, the DRAM industry has relentlessly quadrupled the memory chip size every three years or so, since their first introduction in the early 1970’s. The DRAM chip integration density has recently reached the gigabit mark and is projected to grow to 64 Gbits before the device scaling reaches its final limits somewhere near 2010 [1].

This growth potential of DRAM chips, however, is possible if the industry can grapple with the concomitant problems of rising chip power consumption and diminishing improvement in chip access time. As the density of integration increases, the accompanying increase in RC delays of longer bit and word lines reduce the memory read/write access times. Also, larger memory chips with billion transistors require significantly more energy consumption for cell refreshing. Furthermore, increased junction leakage currents associated with deeper sub-micron CMOS technology not only increases the refresh power dissipation of a gigabit DRAM chip, but it also mandates the use of more reliable cells with higher storage capacitance.

Since these are intrinsic problems of CMOS technology emanating from progressive device scaling, alternative avenues must be explored to incorporate radical changes in the existing CMOS technology as well as to design new circuit configurations that may obviate cell refreshing and compensate for increasing interconnect delays. Quantum effect devices are envisioned as a viable solution to these two formidable problems that stand as roadblocks for the future growth of DRAM chips. These devices have extremely fast switching speed and fold-back I-V characteristics owing to electron tunneling through quantum barriers. These two features can be utilized to design ultra-fast and complex digital gates which use less active devices and can perform pipelining at the gate level due to the bistability of quantum devices. Though a large number of quantum effect devices have been proposed by the device researchers, resonant tunneling diodes (RTDs) have gained much attention because of their compatibility with many conventional technologies such as HBTs, HEMTs, HFETs and MOSFETs. Such RTD-based emerging technologies hold tremendous potential for dramatic improvements in VLSI circuits [2].

Recently, Wagt, et al. proposed a revolutionizing
Appendix 48

T. EMURA and MAZUMDER: DESIGN AND ANALYSIS OF RTD BASED HIGH PERFORMANCE MEMORY SYSTEM

1631

DRAM cell design, called tunneling SRAM (TSRAM), consisting of a pair of RTDs to store the cell information. RTDs, connected in tandem, can hold the charge level of the cell indefinitely replenishing continually the charge loss caused by the cell leakage currents, like the weak inversion current, field current and dark current. Unlike in DRAM cell design, where capacitors are dynamically and periodically refreshed through highly capacitive bit lines, TSRAM cells do not require separate refreshing, and thereby the power consumption of a TSRAM memory chip is considerably lower than a DRAM chip employing external or auto-refreshing [3]. In this paper, a novel RTD-based sense amplifier circuit, called a quantum MOS (QMOS) sense amplifier, is also proposed and its operation is analyzed and verified through SPICE simulation. The sense amplifier is shown to have better response time than a pure CMOS sense amplifier. Finally, the paper demonstrates how by combining RTDs with CMOS devices, low-power and high-speed memory system can be built.

2. RTD-Based Memory System

Figure 1 represents the proposed RTD-based memory system, consisting of QMOS sense amplifier and TSRAM cell. In the TSRAM, a pair of negative differential resistance (NDR) devices (N3 and N4), such as RTDs or Esaki tunneling diodes (TDs), with their current densities comparable to the cell leakage current, is added between access transistor (M7) and storage capacitance (C_s) [3]. The QMOS sense amplifier consists of the cross-coupled inverter latch. It consists of the RTD pull-up loads (N1 and N2), NMOS transistors (M1 and M2), and switching transistors (M5 and M6). The bit-line pair is connected to the drain of M1 and M2.

**Stand-by Mode**

In the stand-by mode, each cell is isolated from the bit line, as shown in Fig. 2, the cell voltage stored in the capacitor is latched at either V_H or V_L, which corresponds to logic 'high' and 'low', respectively. In Fig. 2, i_A and i_B indicate the currents through M1 and M2, respectively, and i_t is the cell leakage current. Due to this bistable property, the cell can hold its information and consequently the memory does not require any periodic refreshing in conventional DRAM chips. In order to reduce power consumption, the currents through N3 and N4 should be held as low as possible, since the drive capabilities of N1 and N2, on which the sense amplifier is based, are considerably larger than those of the M1 and M2 transistors, because the sense amplifier circuit can charge up the bit-line pair quickly.

**2.2 READ/WRITE Operation**

In the READ operation, the bit lines are precharged to half-V_DD. When the access transistor (M7), turns ON, charge sharing between the bit-line and the accessed cell induces a small voltage difference between the BIT and BIT nodes. Once the voltage difference is established, control signals (SE and SE), activate the cross-coupled latch, and the small voltage difference is amplified to push the BIT voltage to either V_H or V_L, depending on the sign of initial voltage difference. Although the stored data is destroyed due to the charge sharing, it is restored by the sense amplifier like in a normal DRAM read operation.

In the WRITE operation, the input data is written to the cell through the access transistor by charging the bit line connected to the selected cell to either V_H + V_T or V_L - V_T, depending on the input data, where V_T is the threshold voltage of the access transistor. The RTD pair circuit, N3 and N4, has no influence on the WRITE operation.
3. Analysis of RTD-Based Memory System

In this section, the circuit performance of the RTD-based memory system is analyzed in detail and compared with the conventional DRAM system.

3.1 Operation Speed

As described in the previous section, the RTD pair circuit has no influence on the READ/WRITE operation. Hence, the access time is determined mainly by the time needed for charging/discharging of the bit line through its sense amplifier. Figures 3 and 4 show a load line diagram of a QMOS inverter used for this analysis, and the SPICE simulation result of sensing time of the coupled QMOS inverter, respectively. The RTDs with \(I_P = 718 \mu A, V_P = 0.8 V, I_V = 77.4 \mu A, V_V = 1.92 V, \) and \(V_{SEC} = \infty, \) and the NMOS transistors with \(\beta = 2.0 \times 10^{-4} A/V^2 \) and \(V_T = 0.72, \) are used, where the \(I_P, V_P, I_V, V_V, \) and \(V_{SEC} \) represent a peak current, a peak voltage, a valley current, a valley voltage and a second peak voltage for the RTD characteristics, respectively. The \(\beta \) and \(V_T \) denote the gain and threshold voltage, respectively, for the NMOS transistor. The initial value of the bit line voltage is 1.8 V and 1.7 V, and its capacitance is assumed to be 0.5 pF.

The dashed line in Fig. 4 indicates the sensing time of CMOS sense amplifier shown for the comparison. The NMOS characteristics are assumed to be the same in the both sense amplifier circuits. The PMOS characteristics of the CMOS sense amplifier is assumed to be symmetric to the NMOS characteristics (\(\beta_P = \beta_N, V_{TP} = -V_{TN} \)). The sensing time, defined as a time at which both conditions \(v_1 > 0.9V_{DD} \) and \(v_2 < 0.1V_{DD} \) are simultaneously satisfied, is about 20% faster than that of the CMOS. Since the RTD, as a pull-up load device, can drive more current than an equivalent PMOS load device, the sensing time improves in the Q-MOS sense amplifier. As the current drive capability of the pull-up load is larger, the charging time of the bit-line capacitance becomes shorter. This fast charging time induces the reduction of discharging time of other bit-line capacitance also, because the NMOS transistor of the discharging circuit quickly turns ON due to the cross-coupled connection.

Another improvement of speed performance in this system comes from the refresh-free operation due to the TSRAM configuration. Unlike in memory chips that require periodic refreshing, in TSRAM the READ/WRITE operation can be done at any time.

3.2 Stand-by Power Consumption

Since the switching transistors, \(M5 - M8, \) inactivate the cross-coupled latch during the stand-by mode, the sense amplifier circuit consumes no static power. The static power of the TSRAM cell, on the other hand, is determined by the cell leakage current and latching current. As shown in Fig. 2, in order to guarantee the bistability, the peak currents of \(N3 \) and \(N4 \) should be satisfied by the condition given by:

\[ I_P > I_V + I_I, \]  

where \(I_P \) and \(I_V \) are the peak and valley currents of \(N3 \) and \(N4, \) and \(I_I \) is the cell leakage current. Here the latching current of the RTDs is assumed to be \(I_V. \) Because of their extremely small sizes, DRAM cells are very sensitive to chip defects. As the density of DRAM increases, the chip yield could be very low. Let \(\gamma \) be the ratio between the maximum cell leakage current \(I_{P_{max}}\) and the average leakage current \((I_I)\). The value of \(\gamma \) as high as 50 were reported in the 16 Mb DRAM, although the fraction of the bad cell is as small as \(10^{-6}\) [4]. Since Eq. (1) should be satisfied for all cells, the valley current should be larger than the \(I_{P_{min}}\), which is given by,

\[ I_{P_{min}} = \frac{\gamma I_I}{V_{P_{CR}} - 1} \]  

where \(V_{P_{CR}}\) is the cross-point voltage of the CMOS inverter.
where PVCR is the peak-to-valley-current-ratio of the RTDs. The stand-by power per cell is given by,

\[ P_{TSRAM} = (I_V + I_I) V_{DD} = \left( \frac{\gamma}{PVCR - 1} + 1 \right) I_I V_{DD} \]  

(3)

3.2.1 Comparison with DRAM

The most significant difference between the TSRAM and DRAM is the stand-by operation. The DRAM needs a repeated refresh operation to hold the cell information, while the TSRAM has no refresh operation due to the data latching by RTD circuit. In this section, power consumption of the DRAM refresh operation and that of the TSRAM stand-by operation are compared.

As shown in the Appendix, the power consumption of the DRAM due to the refresh operation is given by,

\[ P_{DRAM} = \frac{1}{t_R} (C_B + C_S) V_{DD} \left( \frac{1}{2} V_{DD} - \Delta V \right) \]  

(4)

where \( t_R \) is the cell retention time, \( \Delta V \) is the bit-line voltage change due to charge sharing. When the detection limit of the sense amplifier circuit, \( V_r \), is ideally 0, the above equation simply becomes

\[ P_{DRAM} = \gamma \left( 1 + \frac{C_B}{C_S} \right) I_I V_{DD} \]  

(5)

As \( \gamma \) increases, the power for both DRAM and TSRAM increases almost linearly. The ratio between \( P_{DRAM} \) and \( P_{TSRAM} \) is proportional to the PVCR. Because of the factor, \( C_B/C_S \), which is typically more than 10, the \( P_{DRAM} \) becomes much larger than the \( P_{TSRAM} \). In other words, one of the reasons for larger power consumption in DRAM emerges from the fact that it necessitates charging the bit line having much larger capacitance than a cell for each refresh operation. The increase in the PVCR value also increases the power ratio, \( P_{DRAM}/P_{TSRAM} \).

Furthermore, when \( V_r \) has a finite value, the power, \( P_{DRAM} \) increases, resulting in larger power ratio. Figure 5 shows the comparison between power consumptions in TSRAM (Eq. (3)) and in DRAM (Eq. (4)) as a function of \( V_r \), when \( V_{DD} = 3.6 \) V, \( C_S = 27 \) fF, \( C_B = 270 \) fF, \( I_I = 1 \) fA, and \( \gamma = 50 \). The \( P_{DRAM} \) is normalized by the \( P_{TSRAM} = 0.048 \) pW. The PVCR of TSRAM is assumed to be 5. Despite the value of \( P_{DRAM} \) is slightly underestimated in the calculation, it is still about two orders of magnitude higher than the power consumption of a TSRAM, in the practical \( V_r \) range (\( \geq 0.1 \) V).

It should be noted that considering the effect of variation in the RTD currents, the power consumption of the TSRAM is increased. This variation can be treated as an increase of the \( \gamma \) value in Eq. (3). The power consumption increases almost linearly against the \( \gamma \). However, the redundancy cell scheme, which is widely used in the recent high density DRAM, can avoid a significant increase of \( \gamma \) value.

3.3 Stability

The sense amplifier detects the small bit-line voltage difference and accordingly pushes the bit-line voltage to \( V_{DD} \) or 0 V, as shown in Fig. 4. The sensing time as well as the convergence value are sensitive to the initial conditions. In this section, the stability of the QMOS sense amplifier against the fluctuation of initial bit-line voltage is discussed by using phase diagram.

The circuit equation of Fig. 1 during the sensing is given by

\[ C_B \frac{dv_1}{dt} = I_{RTD}(V_{DD} - v_1) - I_{TR}(v_2, v_1) \]  

(6)

\[ C_B \frac{dv_2}{dt} = I_{RTD}(V_{DD} - v_2) - I_{TR}(v_1, v_2) \]  

(7)

where \( C_B \) is the bit-line capacitance, \( v_1 \) and \( v_2 \) are \( BIT \) and \( BIT \) voltages. The \( I_{RTD}(v) \) and \( I_{TR}(v_1, v_2) \) indicate the current-voltage characteristics of the RTDs (\( N_1 \) and \( N_2 \)) and the NMOS transistors (\( M_1 \) and \( M_2 \)), respectively, which are given by

\[ I_{RTD}(v) = \begin{cases} 
I_P \frac{v}{V_P} & (0 \leq v < V_P) \\
I_P - \frac{I_P - I_V}{V_V - V_P} (v - V_P) & (V_P \leq v < V_V) \\
I_V + \frac{I_P - I_V}{V_S - V_V} (v - V_V) & (V_V \leq v) 
\end{cases} \]  

(8)

and

\[ I_{TR}(v_1, v_2) = \begin{cases} 
0 & (v_1 < V_T) \\
\beta [(v_2 - V_T)v_{ds} - v_{ds}^2/2] & (v_{ds} < v_1 - V_T) \\
\beta (v_2 - V_T)^2 & (v_{ds} \geq v_2 - V_T) 
\end{cases} \]  

(9)
where the $I_P$, $V_P$, $I_V$, $V_V$, and $V_{SEC}$ represent the peak current, the peak voltage, the valley current, the valley voltage and the second peak voltage for the RTD characteristics, respectively. The $\beta$ and $V_T$ are gain and threshold voltages, respectively, for the NMOS transistor.

Figure 6 shows voltage transfer characteristics (VTC) of each inverter. The solid and dashed VTC lines indicate the solution for $dv_2/dt = 0$ and $dv_1/dt = 0$, respectively. The intersection points, therefore, represent the equilibrium points of Eqs. (6) and (7). Unlike the CMOS sense amplifier, the QMOS sense amplifier circuit has three stable points $(A, B, \text{and } C)$, one metastable point $(D)$, and one unstable point $(E)$, due to its Z-shaped VTC, as shown in Fig. 6.

The solution of Eqs. (6) and (7) for a given initial condition is discussed using phase diagram. The dotted lines in Fig. 6(b) indicate the trajectory curves of Eqs. (6) and (7) for different initial conditions. From the point $P_1(1.8,1.7)$, where $dv_1/dt > 0$ and $dv_2/dt < 0$, the solution directly goes to the stable point $B$ (Fig. 4). From $P_2(2.0,1.9)$ or $P_3(2.4,2.3)$, where both $dv_1/dt$, and $dv_2/dt$, $> 0$, the trajectory once goes upward, and when it reaches to the solid VTC curve, it turns to the downward, resulting in going to the point $B$. When it starts from the point $P_4(2.5,2.4)$, however, the solution reaches to the dashed VTC curve, resulting in convergence to the point $C$, exhibiting an erroneous operation of the sense amplifier.

This erroneous behavior can be controlled by optimizing the RTD parameters. If the point $F$ on the solid VTC curve, corresponding to the peak position of RTD characteristics, is moved closer to the line of $V_2 = V_1$, the instability is reduced. The $v_1$ and $v_2$ values at point $F$, which is determined by the peak current and voltage of the RTD characteristics, are given by

$$v_1|_F = V_T + \sqrt{\frac{2I_P}{\beta}}$$

$$v_2|_F = V_{DD} - V_P$$

(10)

From the above equations, when $I_P$ is decreased, the point $F$ is moved to the left. When $V_P$ is decreased, on the other hand, the point $F$ is moved upward. Therefore, the decrease of $I_P$ and/or $V_P$ can reduce the instability. Figure 7 shows an initial condition dependence of the sensing time for three different peak voltage values ($V_P = 0.8$, 0.6, and 0.4 V). The initial condition for $v_1(t)$ and $v_2(t)$ are assumed to be,

$$v_1(0) = v_2(0) + 0.1$$

$$v_2(0) = V_{DD}/2 + \Delta v$$

(11)

where $\Delta v$ indicates the voltage fluctuation during the bit-line precharge cycle. As shown in Fig. 6 (b), when $\Delta v$ equals to 0.6 V at $V_P = 0.8$ V, which corresponds to the point $P_4$ in Fig. 6 (b), the sensing time becomes infinity due to the erroneous operation. Figure 7 indicates that the reduction of $V_P$ can increase the normal operation margin against the initial voltage fluctuation without degrading the sensing speed.
3.4 Memory Cell Capacitor

One of the most critical challenges which gigabit density DRAM designers confront now is the memory cell capacitance. Memory cell capacitance is a critical parameter that determines the sensing signal voltage, sensing speed, data retention time, and vulnerability for soft error. From Eq. (A-3) and Eq. (A-4) in the Appendix, the minimum capacitance value, \( C_{S}^{min} \), is given by:

\[
C_{S}^{min} = \frac{V_r C_B + I t_R}{V_{DD}/2 - V_r}
\]

Because of the lower supply voltage and increased junction leakage current due to high doping density, the higher memory cell capacitance will be needed in the gigabit density DRAMs [1].

The TSRAM cell can alleviate the cell capacitor limitation to some extent. The required minimum cell capacitance of the TSRAM cell is independent of the cell leakage current, and is given by

\[
C_{S}^{min}_{TSRAM} = \frac{V_r C_B}{V_{DD}/2 - V_r}
\]

This condition shows that the bit-line voltage shift due to charge sharing during a READ operation should be larger than the detection limit of the sense amplifier. In addition, the intrinsic capacitance of \( N3 \) and \( N4 \) also works as a node capacitance.

3.5 Cell Area

Disadvantages of the TSRAM include slight increase in cell area and the addition of one extra bias line in the cell layout. Since the current level needed for the RTDs is small, the area could be reduced by adjusting the peak current density. For example, in order to obtain the peak current density of 0.1 pA, which is about 100 times larger than the typical cell leakage current, the RTD with its peak current density of \( 10^{-5} \) A/cm\(^2\) occupies only a 0.01 \( \mu \)m\(^2\). The area of the RTD is limited by the size of the contact hole. By forming the RTD pairs on the drain region of the access transistor, the cell area becomes minimum. Since the TSRAM cell needs a contact between upper RTD and power supply \( (V_{REF}) \) and a contact between lower RTD and cell plate in addition to the bit-line contact, the word line contact, and the cell capacitance contacts, the theoretical limitation of the cell area is estimated to be 10A\(^2\), where \( \lambda \) is the minimum technological feature size. An example of the TSRAM cell layout is shown in Fig. 8. The area of TSRAM cell is larger than that of the DRAM whose theoretical lower bound is 6A\(^2\) (open bit-line scheme). However, recent needs for high cell capacitance in the gigabit density DRAMs tends to increase the cell area from their theoretical bounds. Therefore, the difference for both cell areas is not significantly large.

3.6 RTD Configuration

In our RTD-based memory system, two kinds of RTDs with different current densities are necessary. The current density of the RTD used in the TSRAM cell should be as low as possible to reduce the stand-by power consumption, while that in the sense amplifier should be as large as possible to increase the sensing speed. The fabrication of two kinds of RTDs at different places, however, induces an area penalty, which in particular is a serious problem in the TSRAM cell design. In this section, we would like to briefly discuss how to integrate two kinds of RTDs without increasing the area. Since the RTD is a vertical transport device, several RTDs can be stacked vertically. In this system, the RTD with smaller current density should be stacked on that with larger current density. In the sense amplifier circuit, where the lower-side RTD is used, the upper-side RTD is removed to make contact directly to the lower-side RTD. In the TSRAM cell, on the other hand, where the upper-side RTD is used for the data latching, the contact is made to the upper-side RTD. Because of much higher current density of the lower-side RTD, this lower-side RTD works as a resistor with low value.

4. Conclusion

This paper demonstrates the design, analysis and simulation of a novel QMOS sense amplifier circuit consisting of RTD pull-up loads and NMOS transistors. Compared to the conventional CMOS sense amplifiers, the QMOS design exhibits about 20% higher sensing speed due to the larger current drive capability of the RTD load. The instability against the initial condition has been analyzed by drawing phase plot diagram. It has been found that by reducing the peak current and/or
peak voltage of the RTDs instability problem can be circumvented.

In addition to a novel sense amplifier design, the paper also analyzes the power consumption of a refresh-free TSRAM cell in comparison with the power budget of a DRAM cell that needs periodic refreshing. The stand-by power consumption of the TSRAM was derived theoretically with reference to the DRAM cell dissipation, and it was observed that the TSRAM cell power consumption was about two orders of magnitude lower than DRAM. Further, because of its refresh-free nature, the TSRAM does not suffer from the high cell capacitance requirement. Due to increased junction leakage current in deep sub-micron CMOS technologies, DRAM cells require larger capacitances to optimize the design between cell stability, power consumption, cell area, soft error rate, etc. Since RTDs can be vertically integrated and can hold the charge level indefinitely, TSRAM design methodology may alleviate the critical cell design problems in the future multi-gigabit DRAM chips.

In order to meet the increasing needs for higher speeds and lower power budget in portable computing and communication systems, quantum-MOS (QMOS) technology with low power-delay product and high noise immunity may provide a viable solution. QMOS combines the integration level of CMOS technology with the bistable latching property of a tunneling device and thereby it can be employed for gigabit memory technology. Conventional CMOS technology is confronting major impediments in the design of high-performance and low-power DRAM chips. These roadblocks are due to the intrinsic limitations of the CMOS technology and a viable solution lies in developing a CMOS-based new technology that can radically change the conventional circuit design principle. The paper reveals the promises of QMOS being one such viable technology that can be co-integrated with the existing CMOS technology for enhancing the horizon of VLSI technology to 50-nm scaling.

Appendix A: Refresh Operation

In this appendix, the power dissipation due to the refresh operation of DRAM is analyzed. The refresh operation is made by repeatedly performing forced READ operations. Each forced READ refreshes all cells connected to the same word line. The cell retention time is limited by the cell leakage current of the worst cell. Let $t_R$ be the cell retention time, which is given by

$$t_R = \frac{C_S}{I_{t_{\text{max}}}} (V_{DD} - V_{R_{\text{min}}}) \quad (A.1)$$

where $V_{R_{\text{min}}}$ is the minimum cell voltage when the access transistor is ON. The bit-line potential change due to the charge redistribution is given by

$$\Delta v_0 = \frac{C_S}{C_S + C_B} \left( V_{R_{\text{min}}} - \frac{1}{2} V_{DD} \right) \quad (A.2)$$

Here it is assumed that the bit-line pair is initially precharged to $V_{DD}/2$. This charge sharing requires the power dissipation in the access transistor. From the condition that $\Delta v_0 > V_r$, where $V_r$ is the detection limit of the sense amplifier, the $V_{R_{\text{min}}}$ in the above equation is given by

$$V_{R_{\text{min}}} = \frac{1}{2} V_{DD} + \frac{C_S + C_B}{C_S} V_r \quad (A.3)$$

The node voltage and bit-line potential change of the normal cell with its leakage current of $I_t$, then, become

$$V_R = V_{DD} - \frac{I_t}{C_S} t_R = V_{DD} - \frac{1}{\gamma} (V_{DD} - V_{R_{\text{min}}}) \quad (A.4)$$

and

$$\Delta v = \frac{C_S}{C_S + C_B} \left( V_R - \frac{1}{2} V_{DD} \right) \quad , \quad (A.5)$$

respectively. After charge sharing occurs, the sense amplifier is activated, resulting that the bit line and cell node are charged from $1/2V_{DD} + \Delta v$ to $V_{DD}$, while the bit line is discharged from $1/2V_{DD}$ to 0. During this (dis)charging process, the sense amplifier dissipates some power.

At the end of the previous active cycle, one bit line is at $V_{DD}$ and the other is at 0 V. Turning on the equalization device, which shorts two bit-line halves together, induces the charge sharing between the bit lines, resulting in an initial precharge level at nearly half $V_{DD}$. The cell voltage is reduced to $V_R$ due to the cell leakage current. Table A-1 summarizes the voltage value for the cell, bit line, and bit line at each stage.

The total power dissipation comprises of dissipations due to the access transistor during charge sharing

References

Appendix 48

Table A-1 Voltage value for the cell and bit-line pair.

<table>
<thead>
<tr>
<th></th>
<th>cell</th>
<th>bit line</th>
<th>bit line</th>
</tr>
</thead>
<tbody>
<tr>
<td>initial</td>
<td>( V_R )</td>
<td>( \frac{1}{2}V_{DD} )</td>
<td>( -\frac{1}{2}V_{DD} )</td>
</tr>
<tr>
<td>charge sharing</td>
<td>( \frac{1}{2}V_{DD} + \Delta v )</td>
<td>( \frac{1}{2}V_{DD} + \Delta v )</td>
<td>( \frac{1}{2}V_{DD} )</td>
</tr>
<tr>
<td>sensing</td>
<td>( V_{DD} )</td>
<td>( V_{DD} )</td>
<td>0</td>
</tr>
<tr>
<td>precharging</td>
<td>( V_R )</td>
<td>( \frac{1}{2}V_{DD} )</td>
<td>( \frac{1}{2}V_{DD} )</td>
</tr>
</tbody>
</table>

process, the sense amplifier circuit during the charging/discharging of the bit lines, the equalization transistor during the precharging cycle, and the cell itself due to the leakage current. It is equal to the power drawn from the power supply during the bit-line charging. In order to estimate this value, we assume an ideal case, in which all the current from the power supply is used to charge the bit-line. Under this condition, the power drawn from the power supply is given by

\[
P_{DRAM} = \frac{1}{t_R} \int_0^T V_{DD} i(t) dt
\]

\[
= \frac{1}{t_R} (C_B + C_S) V_{DD} \int_{V_{DD}/2 + \Delta v}^{V_{DD}} du \quad (A \cdot 6)
\]

\[
= \frac{1}{t_R} (C_B + C_S) V_{DD} \left( \frac{1}{2} V_{DD} - \Delta v \right)
\]

where \( T \) is the sensing time, \( i(t) \) is the charging current flowing from the power supply. From this equation, the Eq. (4.1) is obtained. And when the \( V_c \) is equals to 0, the Eq. (4.5) is obtained.

Pinaki Mazumder received the Ph.D. degree from the University of Illinois at Champaign, USA in 1987. Presently, he is with the Department of Electrical Engineering and Computer Science of the University of Michigan, Ann Arbor as a Professor. He worked at various places that include BEL, India and AT&T Bell Labs in USA, and he spent his sabbatical leave (1996–97) as a visiting faculty at Stanford University, University of California at Berkeley, and Nippon Telegraph and Telephone Corporation, Japan. His research interests include VLSI testing, physical design automation, and ultrafast circuit design. He has published over 100 papers on these topics in archival journals and proceedings of the international conferences. He is the co-author of two books — “Testing and Testable Design of High-Density Random Access Memories,” Kluwer Academic Publishers, and “Genetic Algorithms for VLSI Design, Layout and Test Automation,” Prentice Hall, 1999. He is a Fellow of IEEE and member of Sigma Xi, Phi Kappa Phi, and ACM SIGDA.

Dr. Mazumder is a member of the Japan Society for the Promotion of Science, the Japan Society for the Promotion of Science, the Japan Society for the Promotion of Science, the Japan Society for the Promotion of Science, the Japan Society for the Promotion of Science, the Japan Society for the Promotion of Science, the Japan Society for the Promotion of Science, the Japan Society for the Promotion of Science, the Japan Society for the Promotion of Science.
Multiple-Valued Signed-Digit Adder Using Negative Differential-Resistance Devices

Alejandro F. González, Student Member, IEEE, and Pinaki Mazumder, Senior Member, IEEE

Abstract—This paper describes a new signed-digit full adder (SDFA) circuit consisting of resonant-tunneling diodes (RTDs) and metal-oxide semiconductor field effect transistors (MOSFETs). The design is primarily based on a multiple-valued logic literal circuit that utilizes the folded-back I-V (also known as negative differential-resistance, NDR) characteristics of RTDs to compactly implement its gated transfer function. MOS transistors are configured in current-mode logic, where addition of two or more digits is achieved by superimposing the signals of individual wires being physically connected at the summing nodes. The proposed SDFA design uses redundant arithmetic representation and, therefore, the circuit can perform addition of two arbitrary size binary numbers in constant time without the need for either carry propagation or carry look-ahead. The SDFA cell design has been verified through simulation by an augmented SPICE simulator that includes new homotopy-based convergence routines to tackle the nonlinear circuit characteristics of quantum devices. From the simulation result, the SDFA cell has been found to perform addition operation in 3.5 nanoseconds, which is somewhat superior to other multivalued redundant arithmetic circuits reported in the literature. The SDFA cell requires only 13 MOS transistors and one RTD, as opposed to the state-of-the-art CMOS redundant binary adder requiring 56 transistors, and to the conventional multivalued current-mode adder consisting of 34 MOS transistors. In order to verify the simulation result, a prototype SDFA cell has been fabricated using MOSIS 2-micron CMOS process and GaAs-based RTDs were connected externally to the MOSFET circuit.

Index Terms—Signed-digit arithmetic, multiple-valued logic, quantum electronic resonant-tunneling circuits.

1 INTRODUCTION

In a conventional ripple-carry adder, the input carry bit may propagate through the bank of full adders, spanning from the least significant digit to the most significant digit. Therefore, the worst-case propagation delay in a ripple-carry adder is proportional to \( n \), the size of the adder. Other approaches, such as carry look-ahead, can reduce the propagation delay to \( \log n \) at the expense of additional circuits that not only introduce irregularity in chip layout but also render the adder circuit less amenable to comprehensive testing. The signed-digit number system, originally proposed in 1961 by Avizienis [1], can be used in adder circuits to restrict carry propagations only to adjoining cells by eliminating the dependency of the carry output function on the carry input signal. To restrict carry propagation, signed-digit number systems employ redundant representation, in which a number different from zero can be expressed in more than one unique way. In signed-digit adders, it is possible to perform addition of two arbitrary size numbers in constant time, and redundant algorithms can, therefore, help to significantly improve the performance of arithmetic circuits in applications with large operand sizes. Signed-digit systems have been adopted by many researchers and designers in the development of high-performance arithmetic circuits [2], [3], [4], [5], but compact and efficient implementation of the signed-digit adders still remains somewhat elusive with the conventional device technologies.

As MOS technology is rapidly advancing to its physical limits of feature size shrinking, it is of paramount importance that device engineers discover alternative enabling technologies that may employ radically different device transportation phenomena, such as quantum tunneling through multiple barrier structures, single-electron-controlled charge transfer over the coulombian blockade, charge transfer over complex molecular structures, and DNA computing. Among a host of nascent technologies that seem to be extremely promising, quantum electronic resonant-tunneling devices, such as resonant-tunneling diodes (RTDs) [6], resonant-tunneling hot electron transistors (RHETs) [7], resonant-tunneling bipolar transistors (RTBTs) [8], bound-state resonant-tunneling transistors (BSRTTs) [9], etc., are the most mature and appear to be imminently viable for commercial introduction. These devices can operate at room temperature and they are compatible with conventional technologies such as heterojunction bipolar transistors (HBTs) [10], [11], and high-electron mobility transistors (HEMTs) [12], [13].

The nonlinear tunneling characteristics of these devices can be efficiently harnessed to design multiple-valued circuits requiring fewer active devices and less amount of connecting wires between them. Interconnects will predominantly govern the circuit speed in future gargantuan multibillion transistor monolithic integrated chips. Multiple-valued logic (MVL) can alleviate the interconnect delay and routing complexities since multivalued signals convey more information than binary signals, thus requiring less amount of interconnects to transmit similar bandwidth of information [14], [15]. In a signed-digit arithmetic system, multivalued signal levels are used to perform the arithmetic operations in constant time.
working pair is selected by the value of \( z_{i-1} \). This input signal is used to determine if \( c_{i-1} \neq -1 \), which indicates when the SDFA cell is allowed to generate an output \( w = -1 \) without causing invalid \( s \) current levels to be produced. If the input \( z_{i-1} \) to the previous digit was not considered, then it would be possible to generate \( w = -1 \) or \( w = 1 \) when \( c_{i-1} = -1 \) or \( c_{i-1} = 1 \), respectively. In these cases, the final sum result would be \( s = -2 \) or \( s = 2 \), which are invalid outputs for the selected radix.

Careful observation of the SDFA transfer characteristics shows that three multiple-valued literal signals can be used to describe the adder function. As seen in Fig. 2, literals \( \text{lit}_1 \), \( \text{lit}_2 \), and \( \text{lit}_3 \) contain all the switching information required to define output functions \( w \) and \( c \). This observation forms the basis of the proposed SDFA cell design, whose block diagram is depicted in Fig. 3. The input to the system is the wired summation current signal \( z = x + y \). The three required literal signals are then generated in different blocks of the circuit. The literal signals are used to control switched current sources, which, in turn, synthesize the SDFA transfer functions in the current output generator block. Please note that the output block uses input signal \( V_{a_{i-1}} \) to determine which of the two sets of transfer characteristics should be used. \( V_{a_{i-1}} \) indicates if \( z_{i-1} < -1 \) and, to our advantage, its behavior is identical to literal \( \text{lit}_2 \).

### 2.2 Literal Circuit Implementation

Let us begin the description of the SDFA circuit by discussing the implementation of signal \( \text{lit}_1 \) using RTDs. Fig. 4 shows the basic circuit used for generating the literal signals. As seen in the figure, the circuit consists of a serial connection of a resistor \( R_s \) and an RTD, where the RTD performs as a load element. The input to the circuit is the voltage \( V_z \), which represents the wired summation \( z = x + y \). In the case of \( \text{lit}_1 \), two RTDs are used in series to obtain an equivalent two-peak characteristics. The CMOS inverter is used to sense the voltage at the node connecting the RTD and the resistor \( (V_{node}) \). The proposed literal circuit is similar to the one presented in [14]; however, the proposed design uses a complete CMOS inverter instead of a passive-load inverter.

The behavior of the voltage \( V_{node} \) is described using the load-line method (depicted in Figs. 5a and 5b). The I-V characteristics of the RTD and the resistor are plotted as the current \( I \) that flows through them with respect to the voltage \( V_{node} \). The value of the current \( I \) is found at the point of intersection of the I-V curves. The operating point of the circuit changes as the input voltage \( V_z \) is increased because the I-V curve of the RTD is moved to the right as \( V_z \) increases. There are points where the current \( I \) suddenly decreases with increasing \( V_z \) due to the folded I-V characteristics of RTDs. Fig. 5b, shows a low-current operating point occurring after a transition from a high-current point (shown in Fig. 5a). Since the voltage \( V_{node} \) is proportional to the current \( I \), the transitions in \( I \) are directly reflected in \( V_{node} \). Fig. 5c displays the ideal behavior of \( V_{node} \) obtained using the load-line method.
The circuit for implementing function $c$ is shown in Fig. 6b. In this circuit, transistors $m1$ and $m2$ produce the basic stairway form of the carry function for the case $z_{i-1} \leq -1$ (as depicted in Fig. 2). Transistors $m3$ and $m4$ are used to generate the correct carry output current, when $z_{i-1} > -1$, by injecting one logic level of current at the operating points where the two cases of the output function $c$ are different ($z = 2, 4$). Please note that $lit1$ controls these operating points because they coincide with the zero-level points of this literal signal. Also note that the current output functions generated by the described circuits are not identical to the ideal transfer functions shown in Fig. 2. The difference lies in the current output levels. While the ideal transfer function sweeps current levels 2, 3, and 4, the given output circuits generate signals that sweep levels 0, 1, and 2. This represents no problem at all. Since only positive current signals are used, it is always necessary to perform a shift correction after every wired-addition, and the amount of this correction is smaller if the lowest current levels possible are used. Fig. 7 shows a diagram of the SDFA circuit.

3 Transient Analysis of Multivalued Literal Circuit

In this section, we analyze the propagation delay of the RTD-based literal circuit. As expected, the propagation delay is a function of the series resistance, $R_s$, and the RTD characteristics. The analysis yields the best value of the resistance $R_s$ for optimal propagation delay. A piecewise linear RTD model, shown in Fig. 8, is assumed in the analysis.
second part is done for the NDR region of operation of the RTD, whose equivalent circuit is shown in Fig. 9c. In this part, the delay time $t_{\text{dynamic}}$ up to the operating point of interest ($I_R = (I_p + I_v)/2$), is obtained.

The first part of the analysis (PDR region) is done as follows. Please refer to Fig. 9b for this discussion. The transient response is analyzed by solving the node equations for $V_{\text{node}}$ in time. The flow of currents at $V_{\text{node}}$ is written as

$$\frac{V_z(t) - V_{\text{node}}(t)}{R_{p1}} + C_{b1} \frac{d}{dt}(V_z(t) - V_{\text{node}}(t)) =$$

$$\frac{V_{\text{node}}(t)}{R_s} + C_s \frac{d}{dt}(V_{\text{node}}(t)). \tag{3}$$

As mentioned previously, the input signal $V_z$ is assumed to be a ramp with slew rate $S_R$, that is,

$$V_z(t) = S_R t. \tag{4}$$

Solving the linear differential equation (3) with (4) and the initial condition $V_{\text{node}}(0) = 0$ yields the following expression for $V_{\text{node}}$:

$$V_{\text{node}}(t) = \frac{R_s S_R t}{R_{p1} + R_s} + \frac{R_{p1} R_s}{R_{p1} + R_s} \left( C_s - \frac{R_{p1}(C_s + C_{b1})}{R_{p1} + R_s} \right) \left( 1 - e^{-\alpha_1 t} \right), \tag{5}$$

where

$$\alpha_1 = \frac{R_{p1} + R_s}{R_{p1} R_s (C_s + C_{b1})}.$$

To find the initial conditions for the second part of the analysis, (5) is used to solve

$$V_z(t_a) - V_{\text{node}}(t_a) = V_p,$$

where $t_a$ is the time at which the RTD enters the NDR region of operation. Using $t_a$, the final value, $V_{\text{fin}}$, of the input signal when the operation of the circuit leaves the PDR region ($V_{\text{fin}} = S_{R t_a}$) is determined. $V_{\text{fin}}$ is the initial value for the input variable $V_z$ in the second part of the analysis.

The second part of the analysis is performed in a similar fashion. In order to make things more simple, a new time reference is used. Considering this assumption and the previous result, the input variable is expressed as

$$V_z(t) = \frac{R_s S_R t}{R_{p1} + R_s} + \frac{R_{p1} R_s}{R_{p1} + R_s} \left( C_s - \frac{R_{p1}(C_s + C_{b1})}{R_{p1} + R_s} \right) \left( 1 - e^{-\alpha_1 t} \right),$$

where

$$\alpha_1 = \frac{R_{p1} + R_s}{R_{p1} R_s (C_s + C_{b1})}.$$
pulse in output signal $w$ (as shown in Fig. 11a). The levels $i_a$ and $i_b$ of input signal $V_z$ at 50 percent of each transition of the selected pulse of $w$ are measured. The noise margin is obtained by assuming that the operating point is at the middle of the selected output pulse. Hence, the noise margin is half of the difference between the measured current values of signal $V_z$, that is, $NM = |i_a - i_b| / 2$. The value of power dissipation given in Table 2 was obtained in the second simulation experiment (Fig. 11b). The frequency of operation affects the value of the measured power dissipation. Finally, the delay of the circuit was measured as the time elapsed between 50 percent of the transition in the input signal, $V_z$, and 50 percent of the resulting transition in the output signal (in the second experiment). Both rising and falling delays were measured, but only the worst case (rising) result is given. A good characteristic of the proposed approach is that it will be able to take advantage of the progress in CMOS technology. For instance, the delay values will decrease as the circuit is implemented with more advanced CMOS processes.

4.2 Prototype Implementation

It was important to implement a working prototype in order to demonstrate the proposed principle of operation.
values. While the expected output currents for logic levels 
-1, 0, and 1 are 0.0, 0.5, and 1.0 milliampere, re-
spectively, the measured current levels are 0.0, 0.2, and 0.4 milli-
ampere (Fig. 14). This alteration of the current levels is due, in
part, to a reduction in the transconductance of the PMOS
devices—from 20.563 \( \mu A/V \) in the SPICE model used for the
simulations, to 16.129 \( \mu A/V \) measured for the actual CMOS
run of the test chips. Another reason for the difference in
output levels is due to the method used for measuring the
output currents. In the experiment, a resistive load was
connected to the outputs in order to convert the current
signals into voltage signals that could be displayed by the
oscilloscope.

5 CONCLUSIONS

This paper presents a new multiple-valued signed-digit
adder circuit that combines, for the first time, resonant-
tunneling diodes (RTDs) with MOS field-effect transistors.
RTDs provide high functionality for compact multiple-
valued logic implementation, and MOS transistors enable
efficient arithmetic circuit design through current-mode
operation. The principle of operation of the proposed cir-
cuit was demonstrated using circuit simulation and also
through a prototype fabrication where the GaAs-based
quantum tunneling devices were not cointegrated with
monolithically fabricated MOSFET devices. RTDs were ex-
ternally added to verify the correctness of the SDFA opera-
tion as predicted by the simulation model.

The main advantage of the proposed design when com-
pared to other redundant adder implementations is com-
 pactness, which is primarily due to the nonlinear charac-
teristics of RTDs that enabled us to obtain three literal
functions very efficiently. Also, current-mode of circuit op-
eration, in which digits are summed by merely connecting
their wires together [28], enabled us to reduce the transistor
count. The number of devices is used as an estimate of the
size of the circuit. This criterion is based on the fact that
Appendix 49

GONZALEZ AND MAZUMDER: MULTIPLE-VALUED SIGNED-DIGIT ADDER USING NEGATIVE DIFFERENTIAL-RESISTANCE DEVICES


Pinaki Mazumder (S'84—M'87—SM'95) received the BSEE degree from the Indian Institute of Technology, Calcutta, India, in 1985, and the PhD degree in electrical and computer engineering from the University of Illinois at Urbana-Champaign in 1987. For two years, he was a research assistant with the Coordinated Science Laboratory, University of Illinois at Urbana-Champaign. For more than six years, he was with Bharat Electronics Ltd. (a collaborator of RCA), India, where he developed analog and digital integrated circuits for consumer electronics products. During the summers of 1985 and 1986, he was a member of the technical staff in the Naperville, Illinois, branch of AT&T Bell Laboratories. He spent his sabbatical year as a visiting faculty member at Stanford University, University of California, Berkeley, and at Nippon Telegraph and Telephone (NTT), Japan. He is presently with the Department of Electrical Engineering and Computer Science of the University of Michigan, Ann Arbor. His research interests include VLSI testing, physical design automation, and ultrafast digital circuit design. He has written more than 100 papers for archival journals and international conference proceedings on these topics. He has coauthored two books entitled Testing and Testable Design of Random Access Memories (Kluwer, 1996) and Genetic Algorithms for VLSI Layout and Test Automation (Prentice Hall, 1998).

Dr. Mazumder was a recipient of Digital's Incentives for Excellence Award, U.S. National Science Foundation Research Initiation Award, and Bell Northern Research Laboratory Faculty Award. He is an associate editor of IEEE Transactions on Very Large Scale Integration (VLSI) Systems. He was a guest editor of IEEE Design and Test's special issue on multilevel circuit design, March 1993, a guest editor of Journal of Electronic Testing: Theory and Applications' special issue on advanced techniques for memory testing, April 1994, and a guest editor of IEEE Transactions on VLSI Systems' special issue on the impact of emerging technologies in VLSI systems, March 1998. He is a member of Sigma Xi, Phi Kappa Phi, the ACM Special Interest Group on Design Automation, and a senior member of the IEEE.

Alejandro F. González (S'86) received the BE degree in electrical engineering (Licenciado en Ingeniería Electrónica) from the Instituto Tecnológico y de Estudios Superiores de Occidente, Guadalajara, Mexico, in 1993, and the MSE degree in electrical engineering from the University of Michigan, Ann Arbor, in 1995. He is currently pursuing the PhD degree in electrical engineering at the University of Michigan. His research interests include ultrafast digital circuit design, multiple-valued logic, and VLSI design automation. He is a student member of the IEEE.
Full Adder Circuit Design Using RTDs and MOSFETs

Shriram Kulkarni and Pinaki Mazumder
Department of Electrical Engineering and Computer Science
The University of Michigan, Ann Arbor, MI 48109

Abstract

This paper presents the design of a bistable-mode full adder circuit based on a new family of logic gates using resonant tunneling diodes (RTDs) and n-MOSFETs. The high switching speed of RTDs and their negative differential-resistance (NDR) characteristics are ideally suited for the design of fast and compact self-latching logic circuits. The possible use, in the future, of these bistable gates in deeply pipelined computing systems will result in elimination of the area and delay overhead of pipeline latches that limits conventional CMOS-based systems, leading to compact and fast system designs while retaining advantages of CMOS, such as low power dissipation and high packing density.

1 Introduction

Several novel memory and logic circuits using resonant tunneling diodes (RTDs) [1, 2, 3] and RTDs in conjunction with transistors [4, 5, 6] have been proposed in the past few years. These circuits have one or more of the following advantages over conventional logic circuits: 1) reduced circuit complexity for implementing a given function, 2) low power operation, and 3) high speed operation. RTD-based circuits are usually fabricated using III-V technology which offers high performance devices such as hetero-junction bipolar transistors (HBTs) and high electron mobility transistors (HEMTs). While such circuits demonstrate very high switching speeds, the operate at high current levels thus consuming substantially higher absolute power than equivalent CMOS circuits. The packing density of III-V technology based VLSI circuits is more than an order of magnitude smaller than CMOS VLSI circuits. However, the unique NDR characteristics of RTDs coupled with their high tunneling speeds lead to very compact and fast circuit topologies. Thus it is very attractive to envision these compact, high-functionality circuits implemented in a technology such as CMOS that offers very low power dissipation and very large integration levels. While co-integration of RTDs and MOSFETs is still an active area of research, in the following sections, we discuss the operating principle of a self-latching RTD-MOSFET digital logic gate and the design of a pipelined full adder circuit using RTDs and MOSFETs.

2 RTD-MOSFET Bistable Logic

A binary logic circuit is said to operate in bistable mode when its output is latched, and any change in the input is reflected in the output only when a clock or other evaluation signal is applied. The bistable mode has been used in several earlier technologies, notably in superconducting logic [7]. Superconducting logic typically uses a multi-phase AC power source to periodically reset/evaluate each gate. Similar logic using resonant-tunneling devices has been proposed by other authors [5, 8]. The chief disadvantage of these circuits is the requirement of an AC power source whose frequency determines the maximum switching frequency. The RTD-MOSFET logic circuits described herein use a DC power supply and multiphase clocks but the clock signals are not required to supply large amounts of power as in the case of the earlier circuits. The operating principle of the new bistable element may be understood by considering the simplified circuit shown in Figure 1a. The RTD forms the active load in the circuit. There are \( n \) inputs in the n-MOSFET logic block which determines the circuit function, a clock transistor which controls the evaluation of the gate, and a bias transistor that maintains the quiescent current through the RTD while also controlling the precharging of the gate output. Figure 1b shows the load lines for the bistable logic gate. The quiescent current maintained by the bias transistor is between the peak and valley currents of the RTD. The clock transistor is such that if the n-logic block is turned on, the arrival of the clock pulse will cause the current through
operation of the RTD-MOS gate is enumerated below.

- Inputs \( I_1 \) through \( I_m \) change. The \( clk \) signal is held low thus preventing evaluation of the output node by the n-logic block.
- The \( bias \) signal goes low forcing the current through the RTD to zero. When the current falls below the valley current, \( I_v \), of the RTD, the output node is pulled high. This is point \( H \) as indicated in Figure 1b.
- The \( bias \) signal is then set to logic high. The output node remains high. The current through the RTD is now the quiescent current, \( I_q \), and the circuit operating point changes to \( Q_H \) in the load lines of Figure 1b.
- The \( clk \) signal goes high. If the inputs, \( I_1 \) through \( I_m \) are such that the n-logic block is turned on, then turning the clock transistor on causes the current through the RTD to exceed the peak current, \( I_p \), of the RTD causing a jump to the second positive differential resistance (PDR2) region of the RTD characteristic corresponding to \( V_{RTD} > V_o \), where \( V_{RTD} \) is the voltage across the RTD and \( V_o \) is the valley voltage of the RTD. This results in the output node going low. The circuit is at operating point \( L \). If the n-logic block is not turned on, the RTD current does not increase beyond \( I_q \) and the circuit operating point remains at \( Q_H \) in the first positive differential resistance region (PDR1) of the RTD, where \( V_{RTD} < V_p \), \( V_p \) being the RTD peak voltage. Thus, \( out \) remains high.
- The \( clk \) signal goes low so that no current flows through the n-logic block. The output voltage at node \( out \) reaches a stable value corresponding to whether the RTD was in \( PDR1 \) (operating point \( Q_H \)) or \( PDR2 \) (operating point \( Q_L \)) in the previous step of the sequence.

The operating principle of the RTD-MOSFET gate presents some design constraints for the sizes of the RTD and n-MOSFETs used in the circuit. Let \( m \) be the area of the RTD used and let \( J_p \) and \( J_v \) represent the peak and valley current densities of the RTD, respectively. Let \( \beta_n \) represent the effective gain factor of the n-logic block and the clock transistor. Let \( \beta_{bias} \) be the gain factor of the bias transistor. Let \( I_q \) be the quiescent operating current and let \( I_h \) be the ON current flowing through the n-logic block on the arrival of the clock pulse. Also, if we assume that the bias transistor is in saturation at operating points \( Q_H \) and \( Q_L \), and the n-logic block and clock transistor are in saturation when the gate is positively evaluated in \( PDR1 \), then the design constraints for the aforementioned gate can be written as:

\[
\begin{align*}
  mJ_p - I_q & > 0, \\
  I_q - mJ_v & > 0, \\
  I_h + I_q - mJ_p & > 0, \\
  I_h, I_q & > 0.
\end{align*}
\]

where,

\[
\begin{align*}
  I_q & = \beta_{bias}(V_{dd} - V_{tn})^2/2, \\
  I_h & = \beta_n(V_{dd} - V_{tn})^2/2.
\end{align*}
\]

To implement a bistable 2-input NAND gate, we would require 4 n-MOS transistors and one RTD. In comparison, a static CMOS 2-input bistable NAND gate would require 4 transistors for the NAND logic and 10 transistors for an output latch. This represents a substantial reduction in circuit size for RTD-MOSFET logic gates as compared to static CMOS which translates to smaller parasitic capacitances and in conjunction with the high switching speed of RTDs, leads to substantial improvement in circuit speed. In light of the bistable nature of the RTD-MOSFET gates, it is more relevant to compare these new gates with dynamic CMOS logic gates. Table 1 shows the comparison of simulated values of power and delay for a bistable 2-input NAND gate designed using dynamic CMOS logic and RTD-MOSFET logic. Both designs use a supply voltage of 2V, assume a 1\( \mu \)m CMOS process and use identical pull-down networks for the n-logic and clock.

### 3 Full Adder With Gate-level Pipelining

Using the RTD-MOSFET logic, a bistable full adder is designed as a two-stage logic block. For correct
Table 1: Comparison of bistable NAND2: Dynamic CMOS vs. RTD-MOSFET

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Dynamic CMOS</th>
<th>RTD-MOSFET</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device Count</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>Power (mW)</td>
<td>0.47</td>
<td>0.52</td>
</tr>
<tr>
<td>((t_r + t_f)) (ns)</td>
<td>1.42</td>
<td>0.46</td>
</tr>
<tr>
<td>Power-Delay (pJ)</td>
<td>0.67</td>
<td>0.24</td>
</tr>
</tbody>
</table>

Figure 2: Pipelined RTD-MOSFET full adder schematic

Figure 3: Pipelined RTD-MOSFET full adder simulation

conventional pipelining schemes that are commonly used to speed up computation by dividing a combinational block into several sequential stages such that each stage performs a different operation during a particular clock cycle. Conventional pipelining schemes are limited by the added delay and area of pipeline latches. A combinational block consisting of \( n \) stages, each having a delay of \( t_c \), will have a total delay of \( nt_c \). If we pipeline this circuit by introducing a latch, having delay \( t_l \), at the output of each stage, the maximum delay of the circuit becomes \((t_c + t_l)\). The throughput of the circuit increases from \( 1/(nt_c) \) to \( 1/(t_c + t_l) \) but the latency increases from \( nt_c \) to \( n(t_c + t_l) \). Also, if \( a_c \) is the area of the combinational block; after pipelining, the area of the circuit increases to \( a_c + nk_a_l \) where \( a_l \) is the area of a latch and \( k \) is the number latches at each stage. If the latch delay \( t_l \) is much larger than the stage delay \( t_c \), it places an upper bound on the maximum achievable throughput of the pipelined circuit. Thus, in conventional pipelining schemes, there exist direct tradeoffs between the area of the pipeline latches and the achievable throughput. However, the use of RTDs and MOSFETs in designing self-latching circuits improves the performance of these gate-level pipelined circuits conventional pipelined circuits because the latch delay, \( t_l = 0 \). Also, if latency is not of concern, as is the case in signal processing systems and communication systems, each logic gate can operate in the bistable mode resulting in maximum possible throughput.

The RTD-MOSFET bistable full adder uses 5 RTDs and 20 n-MOSFETs. To convert a standard 24-MOSFET static CMOS adder to a similar gate-level pipelined adder, we would require an addi-
resulting in maximum possible throughput.

The RTD-MOSFET bistable full adder uses 5 RTDs and 20 n-MOSFETs. To convert a standard 24-MOSFET static CMOS adder to a similar gate-level pipelined adder, we would require an additional 40 transistors for 5 latches required for the carry, the sum and the three input signals. The addition of these latches would provide the pipelining advantage in standard CMOS but would increase the stage delay and area due to the additional latches. Thus, the RTD-MOSFET logic family has advantage over conventional CMOS logic in terms of greater circuit compactness and improved speed. The bistable nature of these circuits eliminates pipeline latch overhead of area and delay, leading to higher throughput in pipelined systems.

3.1 Design and Implementation Issues

Co-integration of RTDs and MOSFETs is still an active area of research, and at the present time it is not possible to fabricate RTDs in silicon that have usable NDR characteristics. However, since the feasibility of the RTD-MOSFET logic family has been demonstrated, improvements in process technology should make these circuits viable in high-speed switching applications. Switching margins and power dissipation are conflicting constraints that should be optimized during the logic design of each gate. As in any VLSI design, clock and timing considerations are paramount due to the use of level sensitive, non-overlapping two-phase clocks. With the use of an output buffer, fanout of the gates may be considerably improved while isolating the RTD-MOSFET node from loading effects. Also, the use of an output buffer allows the use of the proposed logic family in the domino mode requiring only a single-phase clock for a cascaded logic structure.

4 Conclusions

A design methodology for a new logic family using RTDs and MOSFETs has been presented. The proposed logic family has advantage over conventional CMOS logic in terms of circuit compactness and improved power-delay product. Basic bistable logic gates have been designed in the proposed logic family and their operation has been verified through simulation. The design of complex functions such as a pipelined full adder has been demonstrated. The bistable nature of the circuits eliminates pipeline latch overhead of area and delay, leading to higher throughput in pipelined systems. In light of this, the proposed logic family has possible applications in high speed communication systems and signal processing systems where a large fraction of the devices are switching at a given time.

References


TABLE II
Results for rise and fall times

<table>
<thead>
<tr>
<th></th>
<th>Analytical</th>
<th>Simulation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ex 1</td>
<td>t_{\text{rise}}(ps)</td>
<td>17.82</td>
</tr>
<tr>
<td></td>
<td>t_{\text{fall}}(ps)</td>
<td>49.95</td>
</tr>
<tr>
<td>Ex 2</td>
<td>t_{\text{rise}}(ps)</td>
<td>25.78</td>
</tr>
<tr>
<td></td>
<td>t_{\text{fall}}(ps)</td>
<td>60.67</td>
</tr>
<tr>
<td>Ex 3</td>
<td>t_{\text{rise}}(ps)</td>
<td>32.44</td>
</tr>
<tr>
<td></td>
<td>t_{\text{fall}}(ps)</td>
<td>62.05</td>
</tr>
</tbody>
</table>

where \( A^2 = [1 - \beta|R_N| (V_{DD} - V_{TN0})]^2 \) and \( B = \beta|R_N| (V_{DD} - V_{TN0}) \)

\[ t_{fP_1} = \frac{C_L R_{P_2}}{A'} \ln \left[ \frac{V_P}{V_{DD} - V_{OL}} \right] \]  
\[ t_{fP_2} = \frac{C_L R_{P_2}}{A'} \ln \left[ \frac{\beta R_{P_2} (V_{OL} + V_{DD} + V_{TN0}) - A'}{\beta R_{P_2} (V_{OL} - V_{DD} + V_{TN0}) + A'} \right] \]  
\[ t_{fP_3} = R_{P_2} C_L \ln \left[ \frac{V_P}{V_{DD} - V_{OL}} \right] \]  

The rise time \( t_{\text{rise}} \) is similarly divided into three parts, which are:

\[ t_{\text{rise}} = t_{fP_2} C_L \left[ \frac{V_P}{V_{DD} - V_{OL}} \right] \]  
\[ t_{\text{rise}} = t_{fP_1} + t_{fP_2} + t_{fP_3} \]

The rise time \( t_{\text{rise}} \) is similarly divided into three parts, which are:

\[ t_{\text{rise}} = t_{fP_2} C_L \left[ \frac{V_P}{V_{DD} - V_{OL}} \right] \]  
\[ t_{\text{rise}} = t_{fP_1} + t_{fP_2} + t_{fP_3} \]

The current waveform when \( I_N \) is high is shown in Fig. 3.

Using typical 0.5 \( \mu \)m CMOS process parameters and a realistic RTD characteristic, we compared the results obtained from the above equations with SPICE simulation results for a few different transistor sizes. The results are presented in Table II.

**Expressions for power consumption**

Consider the first inverter shown in Fig. 1. The power consumption of the inverter is given by

\[ P_d = \frac{1}{T} \int_0^T I_r(t) V_{DD} \, dt. \]  

When \( I_N \) is low, the power consumption is given by:

\[ P_d = \int_0^T V_{DD} I_r(t) \, dt = \frac{\omega_{\text{off}} + \omega_{\text{on}}}{T} V_{DD} \cdot I_{OL2}. \]  

The current waveform when \( I_N \) is high is shown in Fig. 3. As shown in the figure, we can divide one period into five regions and derive analytical expressions for the energy spent in these time ranges. The corresponding energy expressions are:

\[ E_{\text{t1}} = \frac{1}{2} V_{DD} \cdot |P_t| \cdot t_{f1}, \]  
\[ E_{\text{t2}} = \frac{1}{2} V_{DD} \cdot (I_P + I_L) \cdot t_{f2}, \]  
\[ E_{\text{t3}} = V_{DD} (I_{OL1} t_3 - (I_{OL1} - I_V) t_3 (1 - e^{-\frac{t_3}{\tau_3}})). \]

**Conclusions**

In this paper, we have presented analytical expressions for delay and power consumption of bistable QMOS inverter circuit. Our analysis shows that 60–70 ps gate delays with 80–90 \( \mu \)W of power consumption can be expected from such gates.

**References**


Ultra-fast Adder Circuit Design using Resonant Tunneling Diodes and MOSFETS

Alejandro F. González and Pinaki Mazumder
Electrical Engineering and Computer Science Department
The University of Michigan, Ann Arbor, MI 48109

Abstract
This paper presents a novel signed-digit adder design using current mode logic and resonant-tunneling diodes (RTDs). A current mode logic, which allows wired addition of signals, is implemented using MOS transistors. The circuit uses the folded I-V characteristics of the RTD to achieve a very compact implementation of the multivalued adder functions.

1 Introduction
Negative differential-resistance (NDR) devices, such as RTDs, can be used to implement many analog and digital circuit applications by exploiting their folded I-V characteristics to achieve very compact circuit designs [1]. Although the properties of RTDs were observed more than two decades ago [2], it was not until epitaxial growth techniques were developed that the fabrication of devices with large, hence useful, NDR effects was made possible.

Signed-digit number representations were proposed in 1961 by Algirdas Avizienis [3]. This type of representations eliminate carry propagation chains by limiting the transmission of carry signals to one digit position during addition and subtraction. Signed-digit representations have an inherent redundancy that allows an addition algorithm where each digit of the resulting sum is function of only two input operand digits.

This paper presents a signed-digit adder design based on a combination of RTD and CMOS devices. The proposed design uses current-mode signal representation which allows wired addition of signals [4]. The adder implements radix-2, signed-digit addition, and hence requires a three-level logic (using digits \{-1, 0, +1\}). This new signed-digit adder uses 13 MOS transistors, while 44 transistors are used in an equivalent redundant-binary static CMOS implementation.

2 Adder Output Functions
Figure 1 depicts a block diagram of the signed-digit addition approach proposed in this work. Lines \(z_i, y_i, c_i, w_i\), and \(s_i\) are three-valued, current-mode signals. Addition of \(z_i\) and \(y_i\) is performed by simple wired-summation of currents. The function of the SDFA block is to convert the summation input signal, \(z\), to a two-digit representation of the sum given by digits \(c\) and \(w\) (\(3c + w = z\), where \(r = 2\)). The final sum output, \(s_i\), is obtained by current-addition of the interim sum output, \(w_i\), and the incoming carry signal, \(c_{i-1}\).

Figure 2 shows the transfer functions for the interim sum, \(w\), and the carry, \(c\), signals in the SDFA cell. All the digits in the graph are positive because the circuit uses only positive currents. In this case, the signed-digit 0 is represented by a current level "3", digit \(-2\) is represented by current "1", and so on. Note that there are two pairs of transfer functions and the working pair is selected by the value of \(z_{i-1}\). This input signal is used to determine the condition \(c_{i-1} \neq -1\) so that, when required, the SDFA cell is able to generate an output \(w = -1\) and still keep a valid three-level sum output.
Appendix 52

3 Adder Design

Careful observation of the SDFA transfer characteristics indicates that three literal signals can be used to describe the multivalued functions. As shown in Figure 2, literals \( \text{lit}1 \), \( \text{lit}2 \), and \( \text{lit}3 \) contain all the switching information required to define output functions \( w \) and \( c \). This observation comprises the basis of the proposed SDFA cell, whose block diagram is shown in Figure 3. The input to the system is the wired addition current signal \( i \). The three required literal signals are then generated in different blocks of the circuit. The literal signals are used to control switched current sources, which in turn synthesize the SDFA transfer functions in the current output generator block. The behavior of output \( V_o \), is identical to that of literal \( \text{lit}2 \). Note that the output block uses input signal \( V_{a_{-1}} \) to determine which of the two sets of transfer characteristics should be used. This input signal indicates if \( z_{-1} < -1 \).

3.1 Literal Circuit Implementation

Figure 4 shows the basic circuit used for generating literal \( \text{lit}1 \). The circuit consists of a series connection of the resistor \( R_\text{a} \) and the RTD, with the latter performing as the load. The input to the circuit is the voltage \( V_z \), which represents the summation \( z = x + y \). Two RTDs are used in series to obtain an equivalent two-peak characteristic. In the circuits for generating \( \text{lit}2 \) and \( \text{lit}3 \), the RTD load is replaced by a simple resistor because \( \text{lit}2 \) and \( \text{lit}3 \) are simple threshold functions.

The behavior of the voltage \( V_{\text{node}} \) can be described using the load-line method (depicted in Figures 5(a) and 5(b)). In Figure 5, the I-V characteristics of the RTD and the resistor are plotted as the current \( i \) that circulates through the RTD/resistor versus the voltage \( V_{\text{node}} \). The value of the current \( i \) is found at the point of intersection of the I-V curves. Note that the operating point of the circuit changes as the input voltage \( V_z \) is increased because the I-V curve of the RTD is moved to the right as \( V_z \) increases. Figure 5(c) depicts the formation of the literal signal \( \text{lit}1 \) by sensing \( V_{\text{node}} \) with the CMOS inverter.

3.2 Output Current Circuits

Figure 6(a) shows the current output generator for interim sum, \( w \). In this circuit, transistor \( m1 \) injects a current equivalent to one logic level when \( \text{lit}1 \) is high. This states correspond to \( z = 1, 3, 5 \) in the transfer function shown in Figure 2. The operating points for \( z = 2, 4 \) are handled by transistors \( m2 \) and \( m3 \), which inject a current equivalent to two logic levels or no current at all, depending upon the value of \( V_{a_{-1}} \).

The circuit for implementing function \( c \) is shown in Figure 6(b). In this circuit, transistors \( m1 \) and \( m2 \) produce the basic stairway form of the carry function for the case \( z_{-1} < -1 \). Transistors \( m3 \) and \( m4 \) correct the current output \( c \) for \( z_{-1} > -1 \) by injecting one logic level of current in the operating points where the two carry output functions are different (\( z = 2, 4 \)). Note that \( \text{lit}1 \) controls the injection of the correcting current because this literal is low only in the operating points of interest (\( z = 2, 4 \)).

Figure 2: Transfer function of the SDFA block.

Figure 3: Block diagram of the SDFA cell.

Figure 4: Compact circuit for generating \( \text{lit}1 \) using RTD and CMOS devices.

Figure 5(a) and 5(b): Load-line method.

Figure 6(a): Current output generator for interim sum, \( w \).

Figure 6(b): Circuit for implementing function \( c \).
3.3 Simulation

The SDFA cell circuit was designed and verified using NDR-SPICE [5]. Figure 7 shows a transient analysis output trace obtained from a simulation of the SDFA circuit. This experiment includes both cases for input $V_{0_{i-1}}$ ($z_{i-1} \leq -1$ and $z_{i-1} > -1$). Different simulation experiments were done to estimate performance measures such as delay, power dissipation and noise margins.

4 Experimental Results

4.1 Test Chip Implementation

We designed a small test circuit using a standard 2-micron CMOS process. This being an initial effort in the construction of a prototype, RTD and resistor elements were added as discrete external devices for testing the functionality of the design. The test chip includes circuits necessary for one adder cell, as well as independent instances of every building block (for improved testability).

At this point, the working implementation of the design does not stem directly from our previous calculations and simulations. The main problem is that the characteristics of the existing RTD do not meet the requirements of the design, given the threshold voltages of the CMOS process being used. The only choice is to make modifications in the design so that it becomes functional with the given devices.

The modification of the design consisted in replacing the inverter of the literal circuit shown in Figure 4 by a voltage comparator. Although this is not the most efficient solution, it is the most flexible. The use of a comparator is considered advantageous and appropriate for the test chip prototype. However, a mature implementation should aim at using the simple inverter. Figure 8 shows a microphotograph of the modified SDFA cell included in the chip.

The SDFA cell shown in Figure 8 is implemented with a voltage comparator that generates the com-
comparison output as well as its complement. Generating the literals and their complements allows a circuit for the sum current output generation ($w$) which uses only pMOS transistors. The current generation circuit using only pMOS devices provides output signals with current levels of improved precision.

### 4.2 Functional Testing

The transfer characteristics were obtained by feeding the input of the circuit with a ramp signal of very low slew-rate. The experiment was done using the SDFA cell shown in Figure 8. The oscilloscope traces obtained in the experiment are shown in Figure 9. In general, the form of the measured output functions agree with the expected circuit behavior shown in Figure 7. Note that the experiment is divided into two parts with respect to the value of $\alpha = V_{\alpha-1}$. The trace labeled "$V_1$" reflects the operation of the RTD and corresponds to the expected behavior seen in Figure 5(c). Also, note that the behavior of literal $t2$ is independent of the value of $\alpha$. The last two traces show the transfer characteristics for the output functions, $w$ and $c$, of the SDFA cell. Observe how the output characteristics are selected by $\alpha$.

While the expected output currents for logic levels "-1", “0", and “1" are 0.0, 0.5, and 1.0 milliampere, respectively, the measured current levels are 0.0, 0.2, and 0.4 milliampere (Figure 9). This alteration of the current levels is due, in part, to a reduction in the transconductance of the pMOS devices—from 20.563 $\mu$A/V$^2$ in the SPICE model used for the simulations, to 16.129 $\mu$A/V$^2$ measured for the actual CMOS run of the test chips.

### 5 Conclusions

A new multiple-valued signed-digit adder cell has been presented. The proposed design achieves a compact implementation using only 13 transistors. A prototype was built for demonstrating the required transfer functions. The next step is to construct a prototype that allows the operation of the adder at very high speeds by integrating all the devices in a monolithic circuit.

### References


Compact Signed-Digit Adder Using Multiple-Valued Logic*

Alejandro F. González and Pinaki Mazumder

Electrical Engineering and Computer Science Department
The University of Michigan, Ann Arbor, Michigan 48109-2122
E-Mail: {algonz,mazum}@eecs.umich.edu

Abstract

As minimum feature sizes shrink and the number of transistors integrated in a single chip grow, interconnect complexity is one of the most important issues to be solved in future VLSI chips. The use of multivalued logic is one way to effectively solve this problem because multiple-valued signals convey more information than binary signals and, thus, require a lower number of interconnecting wires to achieve similar bandwidths. This paper describes a new signed-digit adder design which uses multiple-valued logic. The circuit is composed of resonant-tunneling diodes (RTDs) and MOS transistors. The negative differential-resistance (NDR) characteristics of RTDs help to achieve very compact circuits for implementing the multiple-valued functions found in signed-digit adders. MOS transistors are useful for implementing current-mode logic, in which addition of two or more signals is performed by simple wire interconnection. Since a redundant arithmetic is being used, the selected transfer functions allow the proposed circuit to perform addition where no ripple-carry effect is present. The design was verified using circuit simulation. To demonstrate the validity of the principles being used, a modified prototype of the circuit was built. In the prototype, a standard 2-micron CMOS process was used to fabricate the MOS-based circuitry while RTDs were connected externally. Even though no fabrication processes which integrate RTDs and MOS devices are currently available, there are efforts on the development of such technologies so that the advantages of these devices can be combined.

1: Introduction

Devices with negative differential-resistance (NDR), such as resonant-tunneling diodes (RTDs), can be used to obtain highly compact analog and digital circuit implementations by exploiting their folded I-V characteristics [1]. Although the properties of RTDs were observed more than two decades ago [2], it was not until epitaxial growth techniques, such as molecular beam epitaxy (MBE) and metal-organic chemical vapor deposition (MOCVD), were developed that the fabrication of devices with useful NDR effects was made possible. One of the main areas of application of NDR devices is multiple-valued logic. Multiple-valued logic can help reducing interconnection complexity and chip area of integrated circuits [3], as compared with conventional binary implementations. The reason is that multivalued signals convey more information than binary signals, and progressively larger portions of chip area are used for interconnection as fabrication processes advance.

---

*This work was supported by the U.S. Army Research Office under the URI program contract DAAL 03-92-G-0109 and by ARPA under contract DAAH04-93.

---

96
Signed-digit number representations were proposed in 1961 by Algirdas Avizienis [4]. This type of representations eliminate carry propagation chains by limiting the transmission of carry signals to one digit position during addition and subtraction. Signed-digit representations have an inherent redundancy that allows an addition algorithm where each digit of the resulting sum is function only of two input operand digits. The same algorithm can be used to perform addition as well as subtraction. In a redundant representation with an integer radix $r$ each digit can assume more than $r$ values, whereas in conventional number representations digits can only assume exactly $r$ values. Signed-digit number representations have been used extensively. Kawahito et al. described a multiple-valued $32 \times 32$-bit multiplier [5]—one of the largest and most successful demonstrations of multiple-valued redundant-arithmetic implementations. Other important work on redundant-arithmetic implementations is presented in [6–8].

This paper presents a signed-digit adder design based on a combination of RTD and MOS transistors. The proposed design uses current-mode signal representation. Current-mode signal representation allows wired addition of signals: summing two signals simply by tying them together in a wire [9]. The adder implements radix-2, signed-digit addition. Hence, it requires a three-level logic using digits $\{-1, 0, +1\}$. The use of a three-level logic helps exploring the multiple-valued logic approach while keeping good noise margins. The proposed adder design was verified using simulation. In order to demonstrate the validity of the proposed principle of operation, a prototype of the circuit was built. Since a standard 2-micron CMOS process was used to build the MOS portion of the circuit and RTDs were connected as discrete external elements of the test chip, it was necessary to modify the prototype to increase its flexibility and to alleviate problems caused by the incompatibility of the technologies.

Currently, it is not possible to integrate RTDs and silicon MOS transistors because RTDs are quantum devices based on compound-semiconductors such as gallium arsenide (GaAs) and indium phosphide (InP). However, various efforts aimed towards a technology which will integrate NDR and MOS elements are being conducted. One of the approaches being pursued consists of developing NDR devices made of silicon germanium (SiGe), which would make them compatible with silicon substrates [10,11]. It is thus necessary to develop and study circuits involving RTDs and silicon MOS so that the advantages of both types of devices can be combined together.

The rest of this paper is organized as follows. Section 2 describes the principles of the redundant arithmetic being used. The design of the adder and its operation are then discussed in Section 3. Section 4 presents experimental results. Finally, conclusions are given in Section 5.

2: Signed-digit arithmetic

Signed-digit number representations were proposed by Avizienis in [4]. This type of number systems eliminate carry propagation chains by limiting the transmission of carry signals to one position during addition and subtraction. Redundancy inherent to signed-digit numbers allows an addition algorithm where each digit of the resulting sum is a function of only two operand digits. Such algorithm is useful in performing addition and subtraction operations.

Signed-digit number representations were conceived with the purpose of eliminating the propagation of the carry signal along a digital adder. In this way, the delay of the addition operation is made independent of the size of the adder. Avizienis named this type of addition totally-parallel. The algebraic value of a signed-digit number is given by

$$Z = \sum_{i=0}^{m} z_ir^{-i}$$
Appendix 53

where \( r \) is a positive integer called the \textit{radix}. The values of the radix, \( r \), and the number digits, \( z_i \), should satisfy the condition of a unique representation for the algebraic value \( Z = 0 \); that is, the algebraic value \( Z \) is zero if, and only if, all digits of its signed-digit representation have the value \( z_i = 0 \). Similarly, the sign of the algebraic value \( Z \) is determined by the sign of the most significant nonzero digit. Also, the signed-digit representation of \(-Z\) is obtained by changing the sign of every nonzero \( z_i \) digit.

The addition of two digits \( x_i \) and \( y_i \) is totally-parallel if two conditions are satisfied. First, the sum digit, \( s_i \), should be function only of the operand digits, \( x_i \) and \( y_i \), and the carry digit, \( c_{i-1} \), from the previous digit position (see Fig. 1). Second, the carry digit to the next position, \( c_i \), should be function only of the operand digits, \( x_i \) and \( y_i \). Totally-parallel subtraction, \( x_i - y_i \), is realized as the totally-parallel addition of \( x_i \) and the additive inverse of \( y_i \), that is, \( x_i - y_i = x_i + (-y_i) \). Fig. 1 depicts the totally-parallel addition approach in signed-digit representation.

Totally-parallel addition of two digits is performed in two steps. In the first step, a transfer digit output, \( c_i \), and an interim sum output, \( w_i \), are generated such that

\[
x_i + y_i = rc_i + w_i.
\]

In the second step, the final sum digit, \( s_i \), is obtained as

\[
x_i = w_i + c_{i-1}.
\]

The required and allowed values of digits can be derived from the definition of totally-parallel addition and subtraction and from the addition algorithm described by Equations (1) and (2). For a complete analysis see [4].

The rules for obtaining \( w_i, c_i, \) and \( s_i \) can be determined, given the set of allowed values for \( w_i \) in the form of the sequence \( w_{\text{min}}, \ldots, -1, 0, 1, \ldots, w_{\text{max}} \), as follows:

\[
w_i = (x_i + y_i) - rc_i
\]

where

\[
c_i = \begin{cases} 
0 & \text{if } w_{\text{min}} \leq x_i + y_i \leq w_{\text{max}} \\
1 & \text{if } x_i + y_i > w_{\text{max}} \\
-1 & \text{if } x_i + y_i < w_{\text{min}}
\end{cases}
\]
Appendix

\[ S_i = W_i + C_{i-1}. \]

Signed-digit number systems have been adopted by many researchers and designers in the development of high-performance arithmetic circuits and units. One of the most successful demonstrations of multiple-valued logic is the current-mode multiplier chip developed by Kawahito et al. [5]. Kameyama presented the implementation of a multiple-valued, signed-digit arithmetic system realized in a modular fashion [8].

3: Signed-digit full adder circuit design

This section describes the operation of the proposed signed-digit full adder (SDFA) cell circuit. First, the required transfer characteristics for a three-valued arithmetic (radix-2) will be described. The circuit implementation of the identified transfer functions will then be presented. It was found that using a combination of RTD and CMOS devices offers important benefits in terms of circuit compactness in two ways. First, CMOS devices are very useful in a current-mode logic with wired-addition of digits, which saves circuit area. Second, the folded I-V characteristic of the RTD contributes with high functionality for multiple-valued logic, making the resulting design even more compact.

3.1: Transfer characteristics

Fig. 2(a) depicts a block diagram of the signed-digit addition approach proposed in this work. Lines \( x, y, c, w \) and \( s \) are three-valued, current-mode signals. Addition of \( x \) and \( y \) is performed by simple wired-summation of currents. The function of the SDFA block is to convert the summation input signal, \( z \), to a two-digit representation of the sum given by digits \( c \) and \( w \); that is, \( r c + w = z \) where \( r = 2 \). The final sum output, \( s \), is obtained by current-addition of the interim sum output, \( w \), and the incoming carry signal, \( c_{i-1} \). This addition scheme clearly corresponds to the formulations stated in (1) and (2).

Note that the scheme presented in Fig. 2(a) is not identical to the one displayed in Fig. 1. The main difference is that the SDFA block requires as inputs both its corresponding input signal, \( z \), and the input to the next less-significant adder slice, \( z_{i-1} \). This difference in the approach is due to the use of a radix \( r = 2 \). According to the signed-digit arithmetic rules, the radix value should meet the condition \( r > 2 \). In this case, however, a modified signed-digit arithmetic [4] was implemented.

The transfer functions of the SDFA block are defined so that \( w \) and \( c \) always represent the arithmetic value of \( x + y \) as established in (1) and (2). Fig. 2(b) shows the transfer functions for the interim sum, \( w \), and the carry, \( c \), signals in the SDFA cell. All the digits in the graph are positive because the circuit will use only positive currents. In this case, the signed-digit 0 is represented by a current level "3", digit -2 is represented by current "1", and so on. There are two pairs of transfer functions, and the working pair is selected by the value of \( z_{i-1} \). This input signal is used to determine if \( c_{i-1} \neq -1 \), which indicates when the SDFA cell is allowed to generate an output \( w = -1 \) without causing invalid \( z \) current levels to be produced. If the input \( z_{i-1} \) to the previous digit was not considered, then it would be possible to generate \( w = -1 \) or \( w = 1 \) when \( c_{i-1} = -1 \) or \( c_{i-1} = 1 \), respectively. In these cases, the final sum result would be \( s = -2 \) or \( s = 2 \), which are invalid outputs for the selected radix.

Careful observation of the SDFA transfer characteristics shows that three literal signals can be used to describe the multivalued functions. As seen in Fig. 2(b), literals \( l_1, l_2, \) and \( l_3 \) contain
Figure 2. Totally-parallel addition approach implemented. (a) Block diagram. (b) Transfer function of SDFA block.

all the switching information required to define output functions \( w \) and \( c \). This observation forms the basis of the proposed SDFA cell design, whose block diagram is depicted in Fig. 3(a). The input to the system is the wired addition current signal \( i_z \). The three required literal signals are then generated in different blocks of the circuit. The literal signals are used to control switched current sources, which in turn synthesize the SDFA transfer functions in the current output generator block. Note that the output block uses input signal \( V_{in} \), to determine which of the two sets of transfer characteristics should be used. \( V_{in} \) indicates if \( z_{in} < -1 \) and, luckily, its behavior is identical to literal \( lit_2 \).

3.2: Literal circuit implementation

Let's begin the description of the SDFA circuit by discussing the implementation of signal \( lit_1 \) using RTDs. Fig. 3(b) shows the basic circuit used for generating the literal signals. As seen in the figure, the circuit consists of a series connection of the resistor \( R_s \) and the RTD, where the RTD performs as the load. The input to the circuit is the voltage \( V_{in} \), which represents the wired summation \( z = x + y \). In the case of \( lit_1 \), two RTDs are used in series to obtain an equivalent two-peak characteristic. The CMOS inverter is used to sense the voltage at the node connecting the RTD and the resistor \( (V_{node}) \). The proposed literal circuit is similar to the one presented in [12]; however, the proposed design uses a complete CMOS inverter instead of a passive-load inverter.

The behavior of the voltage \( V_{node} \) is described using the load-line method (depicted in Figs. 4(a) and 4(b)). The I-V characteristics of the RTD and the resistor are plotted as the current \( I \) that flows through them with respect to the voltage \( V_{node} \). The value of the current \( I \) is found at the point of intersection of the I-V curves. The operating point of the circuit changes as the input voltage \( V_z \) is increased because the I-V curve of the RTD is moved to the right as \( V_z \) increases. There are points where the current \( I \) suddenly decreases with increasing \( V_z \) due to the folded I-V characteristics of
Appendix 53

RTDs. Fig. 4(b), shows a low-current operating point occurring after a transition from a high-current point (shown in Fig. 4(a)). Since the voltage $V_{\text{node}}$ is proportional to the current $I$, the transitions in $I$ are directly reflected in $V_{\text{node}}$. Fig. 4(c) displays the ideal behavior of $V_{\text{node}}$ obtained using the load-line method.

The CMOS inverter is used to sense $V_{\text{node}}$ and then generate the transfer characteristic of $\text{lit}1$, using the threshold of the gate (see Fig. 4(c)). The CMOS inverter can be thought of as a buffer of the RTD-resistor voltage characteristic. The CMOS gate offers a very important advantage to the literal circuit: a high input resistance that prevents the alteration of the RTD characteristics caused by draining DC currents from the node $V_{\text{node}}$. Fig. 4(c) depicts the formation of the literal signal $\text{lit}1$ by sensing $V_{\text{node}}$. Observe that the values of $V_{\text{z}}$ where the transition points of the literal $\text{lit}1$ take place depend on the value of the threshold voltage of the inverter ($V_T$).

As seen in Fig. 2(b), literals $\text{lit}2$ and $\text{lit}3$ are simpler than literal $\text{lit}1$. Consequently, implementing $\text{lit}2$ and $\text{lit}3$ is easier than implementing $\text{lit}1$ and no multipeak RTD characteristic is required. Functions $\text{lit}2$ and $\text{lit}3$ correspond to threshold detectors whose threshold levels should match the switching levels of the carry output signal, $c$, for $z_{i-1} \leq -1$. Fig. 6 shows the implementation of literals $\text{lit}2$ and $\text{lit}3$ by means of two resistors connected in series. The ratio between the values of the two resistors for each literal determines the corresponding switching threshold levels.

3.3: Output current circuits

The generation of the SDFA transfer functions by means of the literal signals $\text{lit}1$, $\text{lit}2$, $\text{lit}3$ is now discussed. The behavior of the literals was conceived with the purpose of achieving a simple implementation of the current output block. The approach consists of using the four controlling signals (three literals and $V_{\text{ais}}$) to activate switched current sources. These current sources are realized with MOS devices. Fig. 5 shows the current output generator circuits. Implementing output $w$ requires only three MOS transistors and two control input signals (see Fig. 5(a)). The interim sum circuit owes its simplicity to the similarity in the forms of function $w$ and literal $\text{lit}1$. Transistor $m1$ injects a current equivalent to one logic level when $\text{lit}1$ is high. These states correspond to $z = 1, 3, 5$ in the transfer function shown in Fig. 2(b). The operating points for $z = 2, 4$ are handled by transistors $m2$ and $m3$, which inject a current equivalent to two logic levels or no current at all.
(a) Application of the load-line method in describing the behavior of the voltage $V_{\text{node}}$. (b) Ideal representation of the use of the CMOS inverter in the formation of literal $l_1$ depending upon the value of $V_{\text{node}}$.

Figure 4. (a), (b) Application of the load-line method in describing the behavior of the voltage $V_{\text{node}}$. (c) Ideal representation of the use of the CMOS inverter in the formation of literal $l_1$.

The circuit for implementing function $c$ is shown in Fig. 5(b). In this circuit, transistors $m_1$ and $m_2$ produce the basic stairway form of the carry function for the case $z_{-1} \leq -1$ (as depicted in Fig. 2(b)). Transistors $m_3$ and $m_4$ are used to generate the correct carry output current, when $z_{-1} > -1$, by injecting one logic level of current at the operating points where the two cases of the output function $c$ are different ($z = 2, 4$). Note that $l_1$ controls these operating points because they coincide with the zero-level points of this literal signal. It is important to note that the current output functions generated by the described circuits are not identical to the ideal transfer functions shown in Fig. 2(b). The difference lies in the current output levels. While the ideal transfer function sweeps current levels 2, 3 and 4, the given output circuits generate signals that sweep levels 0, 1, and 2. This represents no problem at all. Since only positive current signals are used, it is always necessary to perform a shift correction after every wired-addition, and the amount of this correction is smaller if the lowest current levels possible are used. Fig. 6 shows a diagram of the complete SDFA circuit.

An important difference between the interim sum and carry circuits lies in the types of MOS devices they use. While the carry circuit uses only one type of transistors, the interim sum uses both nMOS and pMOS devices. Using only one type of transistors gives the carry circuit two advantages. First, the switching times of the devices are more uniform. And second, there is a better control of the current output levels because there are no different transconductance values for different types of devices. If a current generator using only pMOS devices was required, it would be necessary to insert two inverters in the SDFA circuit to generate the complements of literal signals $l_1$ and $l_2$.

3.4. Analysis of literal circuit

The following paragraphs describe how the optimum value of the resistor $R_z$ was determined, given its impact on performance figures and the characteristics of the RTD. The analysis assumes a single-peak RTD characteristic like the one shown in Fig. 7. Observing Fig. 4(b) one can see that,
Figure 5. Schematic diagram of the circuits for generating the (a) interim sum and the (b) carry output functions.

Figure 6. Circuit diagram of the complete SDFA cell.
in order to have a sharp transition in $V_{node}$, $R_t < |R_u|$ where $R_u$ is the negative differential-resistance of the RTD. From the characteristics, $R_u$ can be written as

$$R_u = \frac{V_v - V_p}{I_v - I_p}$$

where $V_p$ and $V_v$ are the peak and valley voltages, respectively, and $I_p$ and $I_v$ are the corresponding peak and valley currents. In the proposed resistor-RTD topology, the maximum output voltage is given by the product of the peak current of the RTD and the value of the resistor, that is, $V_{node(max)} = I_p R_t$. On the other hand, we just saw that

$$R_t < \frac{|V_v - V_p|}{|I_v - I_p|}$$

(3)

Therefore,

$$V_{node(max)} = I_p \frac{V_v - V_p}{I_v - I_p}$$

Assuming a high peak-to-valley ratio ($I_p \gg I_v$), $V_{node(max)}$ can be expressed as

$$V_{node(max)} \approx V_v - V_p$$

(4)

A high value of $V_{node(max)}$ is needed to switch the CMOS inverter because $V_{node}$ has to be larger than the threshold of the inverter ($V_T$). Therefore, from (4), $V_v - V_p$ should be high. At the same time, from (3), $(V_v - V_p) \ll R_t$. Hence, $R_t$ will have to be large too, which helps to improve input resistance. However, large $V_v - V_p$ is a limiting factor for RTDs and input voltage ranges. In this particular design, the RTD characteristics were predetermined by the process and the problem consisted in selecting $R_t$. Table 1 describes the characteristic parameters of the available RTD. In the table, Second Voltage is defined as the voltage $V_{p2} > V_v$ at which the current through the RTD increases to exactly $I_p$. $C_{b1}$ through $C_{b3}$ are intrinsic parasitic capacitances across the RTD.

Dynamic hysteresis is a very important factor in the selection of $R_t$. Dynamic hysteresis is the shifting of the RTD I-V characteristic for a dynamic input signal, due to the displacement current flowing through the parasitic capacitor $C_{b2}$ [13]. The amount of shifting (hysteresis) is larger in the NDR region than in the positive differential-resistance (PDR) region because the current flowing
through the RTD decreases, while the displacement current tends to increase due to a positive slew rate input. The effect of dynamic hysteresis can be expressed as a delay between the expected DC I-V characteristic and the transient response for a given positive slew rate input. The amount of this delay and its relation to the value of $R_s$ can be calculated by performing the corresponding transient analysis of the circuit. Fig. 8 depicts the equivalent circuits for each of the operating regions of the RTD. Note that the piecewise linear model of the RTD was used. In the diagrams, $C_L$ is the load capacitance presented by the CMOS inverter of the literal circuit. With the exception of $R_n$, for which the negative sign is written explicitly in the circuit schematic, the circuit elements are assigned according to the RTD parameters presented in Table 1.

In order to find the delay at $V_{nilde}$, it is necessary to obtain the time $t_{dynam}$ when $t_{dynamic}$ is obtained by comparing the transient time $t_{dynamic}$ with the static time $t_{static}$. That is, $t_{delay} = t_{dynamic} - t_{static}$, where $t_{static}$ is the delay for the current to reach the same operating point in the static equivalent of the circuit (without parasitic capacitances). The transient response analysis of the circuit is done in two parts. The first part is for the first PDR region of operation of the RTD, which is modeled by the circuit shown in Fig. 8(b). Analyzing the first region of operation allows the calculation of the transient time when the current through the RTD reaches $I_p$. This information is used to obtain the initial conditions required in the second part of the analysis. The second part is done for the NDR region of operation of the RTD, whose equivalent circuit is shown in Fig. 8(c). In this part the delay time $t_{dynamic}$, up to the operating point of interest ($I_R = (I_p + I_n)/2$), is obtained.

The first part of the analysis (PDR region) is done as follows. Refer to Fig. 8(b) for this discussion. The transient response is analyzed by solving the node equations for $V_{node}$ in time. The flow of currents at $V_{node}$ is written as

$$V_c(t) - V_{node}(t) = \frac{C_{bet} \frac{d}{dt} (V_c(t) - V_{node}(t))}{R_s} + \frac{1}{R_p} \frac{d}{dt} (V_{node}(t)).$$

(5)

As mentioned previously, the input signal $V_i$ is assumed to be a ramp with slew rate $S_R$, that is,

$$V_i(t) = S_R t.$$

(6)
Solving the linear differential equation (5) with (6) and the initial condition $V_{model}(0) = 0$, yields to the following expression for $V_{model}$:

$$V_{model}(t) = \frac{R_s}{R_p + R_s} V_c(t) + \frac{S_R R_p R_s}{R_p + R_s} \left[ C_p - \frac{R_x (C_x + C_b)}{R_p + R_s} \right] (1 - e^{-\alpha_1 t})$$

(7)

where

$$\alpha_1 = \frac{R_p + R_s}{R_p R_s (C_p + C_b)}.$$

To find the initial conditions for the second part of the analysis, expression (7) is used to solve

$$V_c(t_a) - V_{model}(t_a) = V_p$$

where $t_a$ is the time at which the RTD enters the NDR region of operation. Using $t_a$, the final value, $V_{ca}$, of the input signal when the operation of the circuit leaves the PDR region ($V_{ca} = S_R t_a$) is determined. $V_{ca}$ is the initial value for the input variable $V_c$ in the second part of the analysis.

The second part of the analysis is performed in a similar fashion. In order to make things more simple, a new time reference is used. Considering this assumption and the previous result, the input variable is expressed as

$$V_c(t) = S_R t + V_{ca}.$$

(8)

The schematic diagram in Fig. 8(c) describes the equivalent circuit for the NDR region of operation. A negative sign is written for the negative differential-resistor, and the analysis is performed...
accordingly. This is done with the purpose of making the negative resistor more explicit. \( R_n \) in this case is the absolute value of the negative differential-resistance presented in Table 1. It is now easy to obtain the differential equation describing the operation of the circuit at \( V_{node} \):

\[
I_p + C_{br2} \frac{d}{dt} (V(t) - V_{node}(t)) + \frac{V(t) - V_{node}(t) - V_p}{R_n} = \frac{V_{node}(t)}{R_s} + C_s \frac{d}{dt} V_{node}(t).
\]

This equation is solved using the initial condition \( V_{node}(0) = V_{ps} - V_p \), yielding to:

\[
V_{node}(t) = \frac{R_s}{R_s - R_n} + \frac{R_t}{R_n - R_n} \left[ V_p + I_p R_n + S_R R_n C_{br2} + \frac{S_R R_n R_s (C_x + C_{br2})}{R_n - R_s} \right] \left( 1 - e^{-\alpha_2 t} \right) - \left( \frac{R_s}{R_s - R_n} V_p + V_p \right) e^{-\alpha_2 t},
\]

where

\[
\alpha_2 = \frac{R_s - R_n}{R_n R_s (C_x + C_{br2})}.
\]

Expression (10) is used to calculate the time \( t_b \) when the current through the RTD/resistor reaches the operating point of interest \( (I_{ps} = (I_p + I_s)/2) \). This time is obtained by solving:

\[
\frac{V_{node}(t_b)}{R_s} = \frac{I_p + I_s}{2}.
\]

The dynamic time is obtained using \( t_a \) and \( t_b \): \( t_{dynamic} = t_a + t_b \). To calculate \( t_{static} \), a similar type of analysis in two steps is done. The only difference is that the calculation is for the DC transfer characteristics of the RTD, hence the parasitic capacitors are eliminated. The delay time is calculated as the difference between dynamic and static times; that is \( t_{delay} = t_{dynamic} - t_{static} \). Analyzing the dynamic hysteresis is useful for finding the best values for the resistor \( R_s \). Being too difficult to obtain an analytical expression for \( t_{delay} \), a computer was used to calculate \( t_{delay} \) for several values of \( R_t \). The obtained values were then used to generate a graph of the variation of the delay time, \( t_{delay} \), with respect to \( R_t \). Fig. 9 shows the graph of \( t_{delay} \) obtained for the given RTD characteristics using the method described. This experiment showed that \( t_b \) is always very small because the transient of \( V_{node} \) in the NDR region is very sharp. Therefore, the delay time is predominantly determined by the time \( t_a \) taken to reach \( I_{ps} = I_p \).

The criteria for selecting \( R_t \) is a tradeoff between the delay and the input resistance of the literal circuit. While it is necessary to minimize the delay of the configuration, it is also necessary to maximize the input resistance. The highest value of \( R_t \) before the sharp increase in delay takes place is then selected (Fig. 9). Using this criteria and the graph, \( R_t \leq 35 \) ohms is considered a reasonable value. Note that the input resistance of the literal circuit is given by the addition of \( R_t \) and the positive resistance of the RTD, and not only by \( R_s \).

4: Results

This section presents results obtained from the simulation experiments which were done to verify the proposed SDFA design. It also describes the main issues that arose when implementing the circuit prototype as well as the measured results obtained from testing the circuit.
4.1: Simulation

The proposed SDFA circuit was verified using NDR-SPICE [14–16]. This circuit simulation tool includes SPICE models for RTDs and other NDR devices. The simulator also makes use of special convergence routines that eliminate false oscillations and other convergence problems that arise when simulating NDR-based circuits with conventional circuit simulators. Fig. 10(a) shows a transient analysis output trace obtained from a simulation of the SDFA circuit. This simulation experiment includes both cases for input \( V_{in} \): \( z_{>1} \leq -1 \) and \( z_{>1} > -1 \). Another important characteristic of this experiment is that the input signal is a ramp. This type of input is useful for studying the transfer characteristics of the circuit, including noise margins and identification of logic levels. Performance figures such as power consumption and delay are estimated by means of a second simulation experiment. In the second experiment, the input signal has fast transients in order to avoid contribution of the input signal rise and fall times to the delay measured at the output. In the second experiment, the input signal \( V_z \) is stepped through its different logic levels, which were determined in the first experiment. The simulation traces obtained in the second experiment are shown in Fig. 10(b).

Table 2 summarizes the results of the measurements for both simulation experiments. The noise margin was measured in the first experiment with respect to the least wide pulse in output signal \( w \) (as shown in Fig. 10(a)). The levels \( i_a \) and \( i_b \) of input signal \( V_z \) at 50% of each transition of the selected pulse of \( w \) are measured. The noise margin is obtained by assuming that the operating point is at the middle of the selected output pulse. Hence, the noise margin is half of the difference between the measured current values of signal \( V_z \); that is, \( NM = |i_a - i_b|/2 \). The value of power dissipation given in Table 2 was obtained in the second simulation experiment (Fig. 10(b)). The frequency of operation affects the value of the measured power dissipation. Finally, the delay of the circuit was measured as the time elapsed between 50% of the transition in the input signal, \( V_z \), and 50% of the resulting transition in the output signal (in the second experiment). Both rising and falling delays were measured, but only the worst case (rising) result is given. A good characteristic of the proposed approach is that it will be able to take advantage of the progress in CMOS technology. For instance, the delay simulated values should be reduced as the circuit is implemented with
Figure 10. SDFA circuit simulation. (a) Output traces for the first experiment. (b) Output traces for the second experiment.

Table 2. SDFA Circuit Simulation Results

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Noise Margin</td>
<td>0.15 mA</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>2.3 mW</td>
</tr>
<tr>
<td>Delay (sum)</td>
<td>3.5 ns</td>
</tr>
<tr>
<td>Delay (carry)</td>
<td>2.5 ns</td>
</tr>
</tbody>
</table>

4.2: Comparison with CMOS

The proposed signed-digit adder circuit achieves a compact implementation using 13 MOS transistors, two RTDs, and five resistors (see Fig. 6). In these terms, the proposed design is superior to the static CMOS implementation of the equivalent functional unit—the redundant binary adder cell presented in [6], which requires 44 MOS transistors. The multivalued RTD-CMOS design, however, has the disadvantage of using resistors. Even though modern technologies allow the fabrication of resistors using very small circuit areas, achieving accuracy in their values is still difficult. Eliminating this type of devices from the designs is therefore a constant objective of this research.

The main goal of this work is to demonstrate the functionality of a compact circuit for the signed-digit adder. Given the nature of the prototype—with RTDs connected externally as discrete devices—it is not possible to obtain good experimental measurements of performance figures such as power consumption and propagation delay. Hence, it is not yet possible to provide accurate comparisons of performance of the proposed approach against that of conventional technologies such as CMOS. It is important to note that the signed-digit addition approach is intrinsically fast because it avoids propagation of carry signals. Consequently, the improvement in speed will be higher when many signed-digit adder cells are put together to form a parallel addition unit. In such
110

parallel adder, the computation time will be constant, while in conventional approaches the delay is a function of the word-length of the operands. To make a good comparison of performance, it is thus necessary to compare wide parallel adders instead of single adder cells.

Table 2 presents the values for delay and power dissipation obtained from the circuit simulation experiments. Being a current-mode circuit, the proposed approach is obviously not competitive with CMOS in terms of power dissipation. The measured worst-case delays are similar to the types of delays that could be obtained in the CMOS redundant binary adder. However, the simulation experiments did not take the effects of interconnecting wires into account. It is well known that interconnect delays will significantly determine the performance of submicron VLSI and ULSI circuits [17], and multivalued logic will be very useful in reducing the length of interconnecting wires [18].

4.3: Prototype implementation

It is important to implement a working prototype in order to demonstrate the principle of operation of the approach. With this purpose in mind, a small test circuit was designed using a standard 2-micron CMOS process. This being the initial effort in the construction of a prototype and functional testing the main objective, the RTD and resistor elements were connected as discrete external devices to the CMOS test chip. It was also necessary to make modifications on the prototype due to incompatibilities of the CMOS technologies and the available RTDs. Based on Equation (4) and Table I, the highest voltage that can be obtained at $V_{\text{node}}$, in Fig. 3(b), is 0.3 volt. This voltage is very low compared to the approximately 2.5-volts threshold of an inverter in the available CMOS process, where $V_{\text{DD}} = 5$ volts. In the future, RTD and CMOS characteristics will be brought closer together by CMOS scaling and the use of lower power supply voltages. However, given the physical limitations of MOS devices, it will also be necessary to modify the characteristics of RTDs.

For the SDFA prototype, it was necessary to modify the implementation as follows. The modification consisted of replacing the inverter of the literal circuit shown in Fig. 3(b) by a voltage comparator, as shown in Fig. 11. This is not the most compact option for solving the problem, but it is the most flexible. Instead of altering the threshold voltage of the inverter by using circuit techniques, such as replacing the pMOS transistor of the inverter by a resistive load, the design allows for the implementation of an adjustable threshold voltage through an external reference, $V_{\text{ref}}$. This approach has the disadvantage of using more transistors and a reference voltage. On the other hand, it provides the important benefit of increased flexibility. Therefore, the use of a comparator is considered advantageous and appropriate for the test chip prototype. Nevertheless, mature implementations should aim to use the simple inverter.

Fig. 12 shows microphotographs of two SDFA cells included in the chip. The first SDFA cell, shown in Fig. 12(a), is implemented using no literal complements and the sum current generator.

![Figure 11. Modified circuit for generating lit1.](image)
that uses both nMOS and pMOS transistors (shown in Fig. 5(a)). The second SDFA cell, depicted in Fig. 12(b), generates literal complements and uses pMOS-only current output generators.

4.4: Experimental results

Since the main objective of the prototype to demonstrate the functionality of the SDFA cell, an experiment to show the transfer characteristics of the circuit was performed. These transfer characteristics were obtained by feeding the input of the circuit with a ramp signal of very low slew-rate. The experiment was done using the second version of the SDFA cell (Fig. 12(b)). The oscilloscope traces obtained in the experiment are shown in Fig. 13. In general, the form of the measured output functions agree with the expected circuit behavior shown in Fig. 10. Note that the experiment is divided into two parts with respect to the value of $V_{\text{ai}}$. The trace labeled "V_{node}" reflects the operation of the RTD and corresponds to the expected behavior seen in Fig. 4(c). Also, note that the behavior of literal $\text{lit}!$ is independent of the value of $V_{\text{ai}}$. The last two traces show the transfer characteristics for the output functions, $w$ and $c$, of the SDFA cell. Observe how the output characteristics are selected by $V_{\text{ai}}$.

There is a difference in the values of the output current levels between the measured characteristics and their expected values. While the expected output currents for logic levels "-1", "0", and "1" are 0.0, 0.5, and 1.0 milliampere, respectively, the measured current levels are 0.0, 0.2, and 0.4 milliampere (Fig. 13). This alteration of the current levels is due, in part, to a reduction in the transconductance of the pMOS devices—from 20.563 $\mu$A/V$^2$ in the SPICE model used for the simulations, to 16.129 $\mu$A/V$^2$ measured for the actual CMOS run of the test chips. Another reason for the difference in output levels is due to the method used for measuring the output currents. In the experiment, a resistive load was connected to the outputs in order to convert the current signals into voltage signals that could be displayed by the oscilloscope.

Noise margins were measured in the same way as it was done in the simulation experiments. The worst case margin is obtained by choosing the narrowest output pulse. In this experiment, the values of the transition input currents were measured for the four pulses in the sum output function. Table 3 presents the results of the noise margin measurements. An important difference with respect to the simulation experiment is that, in the circuit prototype, the worst case pulse was the fourth pulse instead of the first one (shown in Fig. 10(a)). Note that the results are similar to those obtained
Case a = 0
Case a = 1

Vz

Vα 1.4

Vnode

lit2

sum (w)
carry (c)

5 ms/div

Figure 13. Oscilloscope traces showing the operation of the signed-digit adder test circuit at low frequency.

Table 3. Measured SDFA Circuit Noise Margins

<table>
<thead>
<tr>
<th>Pulse</th>
<th>NM (mA) (α = 0)</th>
<th>NM (mA) (α = 1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1st</td>
<td>0.2389</td>
<td>0.2389</td>
</tr>
<tr>
<td>2nd</td>
<td>0.1592</td>
<td>0.1592</td>
</tr>
<tr>
<td>3rd</td>
<td>0.2389</td>
<td>0.2389</td>
</tr>
<tr>
<td>4th</td>
<td>0.1433</td>
<td>0.1433</td>
</tr>
</tbody>
</table>

in simulation. It is important to observe that the measured noise margins were scaled down by the new current levels obtained at the outputs (by assuming matching input and output levels). Another interesting result observed in Table 3 is the constant value of noise margins in both output characteristics (irrespective of the value of Vα,1). This behavior was expected because input Vα,1 is connected only to the current output circuitry. Therefore, Vα,1 does not affect the switching thresholds of the output function, which are defined in the input block and the literal generator circuits.

5: Conclusions

A novel multiple-valued signed-digit adder implementation is presented which combines the advantages of resonant-tunneling diodes (RTDs) and MOS transistors. RTDs provide high functionality for multiple-valued logic, and MOS transistors allow efficient arithmetic circuit designs through
current-mode operation. The principle of operation of the proposed design was demonstrated by computer-based circuit simulation and by means of a modified prototype of the circuit. The results obtained indicate that RTD+CMOS, and other NDR+CMOS, technology will be very useful in the development of compact implementations of multiple-valued logic functions. The results also indicate that it is necessary to pay special attention to the compatibility between the I-V characteristics of RTDs and MOS devices in the new technologies being developed. Better matching characteristics will be obtained with scaled-down MOS processes. However, due to physical limitations on the threshold voltages of MOS transistors, it is also necessary to modify RTD characteristics so as to bring them closer to those of MOS devices.

References


Design and Analysis of a Novel Quantum-MOS Sense Amplifier Circuit

Tetsuya Uemura
Fundamental Research Laboratories,
NEC Corporation
34 Miyukigaoka, Tsukuba, Ibaraki 305-8501
uemura@frl.cl.nec.co.jp

Pinaki Mazumder
Electrical Engineering and Computer Science,
The University of Michigan
Ann Arbor, MI 48109
mazum@eecs.umich.edu

Abstract

A novel quantum-MOS sense amplifier circuit consisting of resonant tunneling diodes (RTD’s) as pull-up devices and NMOS transistors is discussed in this paper. Compared to the conventional sense amplifier circuits using CMOS technology, the proposed QMOS sense amplifier exhibits about 20% higher sensing speed. The cross-coupled QMOS latch, which is at the heart of the sense amplifier circuit, has metastable and unstable states which are closely related to the I-V characteristics of the RTD’s. The stability analysis has been made by using phase-plot diagram and how RTD parameters relate to circuit speed and robustness of the sense amplifier has been discussed.

1 Introduction

Design of the sense amplifier is one of the most critical and difficult tasks in a MOS implementation of high-density, high-speed dynamic random access memory (DRAM) chip. In conventional DRAMs, the sense amplifier circuit usually consists of a cross-coupled complementary MOS inverter pair (latch) since it has several merits including increased chip reliability, higher speed, lower transient power dissipation, and reduced voltage bounce noise, in comparison with purely n-type FET based sense amplifiers [1]. But the main drawback of a CMOS sense amplifier is its large area owing to bulky p-type MOS transistors and this poses a severe challenge in modern high-density DRAMs with low inter-cellar pitch width (about 3 λ). Optimization of the size of PMOS devices can only be accomplished at the cost of sensing speed and noise performance. Also, larger PMOS transistors tend to increase the bit-line RC delays due to increasing bit-line lengths. It is not entirely clear whether a good compromise between disparate conflicting requirements in the design of a sense amplifier can be achieved using the conventional CMOS technology. This paper introduces a new quantum-MOS technology (QMOS) and it shows how a good sense amplifier design can be made using QMOS circuits that do away with bulky PMOS transistors. QMOS technology co-integrates quantum devices such as the resonant tunneling diodes (RTD’s) and NMOS transistors. This emerging technology has a large potential and may define the future of very large scale integrated (VLSI) circuits with faster speed as well as lower dynamic power dissipation as compared to the conventional CMOS circuits [2]. Wagt, et. al., has proposed a revolutionizing DRAM cell design that employs a pair of RTDs to store the cell information, and thereby decreases the effect of charge leakage in the storage capacitor, which, in turn, has been shown to decrease the power consumption of a DRAM chip by over one thousand times due to the elimination of cell refreshing [3]. In this paper, a novel RTD-based sense amplifier circuit, called a quantum MOS (QMOS) sense amplifier, is proposed and its operation is analyzed and verified through SPICE simulation. The goal of this work is to demonstrate how RTDs can make a great impact in the design and growth of future DRAM chips that will consume less power and will have improved memory cycle due to the co-integration of RTDs in memory array storage cells and also in sense amplifiers.

2 Operation Principle

Figure 1(a) shows a conventional cross-coupled CMOS inverter latch. The bit lines are precharged to half-$V_{DD}$ since the CMOS inverter exhibits a high gain in its transient region. In the READ operation, the charge sharing between the bit line and the accessed cell induces a small voltage difference between $BIT$ and $BTT$ nodes. Once the voltage difference is established, the control signals, $SE$ and $SE$, activate the cross-coupled latch, and the small voltage difference is amplified to push the $BIT$ voltage to either $V_{DD}$ or $0$.
Appendix 54

shows the proposed QMOS sense amplifier circuit, once the voltage difference between the switching transistors, M5 - M8. Because current drive capability of the RTD load compared to the NMOS transistor, the QMOS sense amplifier is twice a faster sensing time.

Simulation Results

Figures 2 and 3 show a load line diagram of QMOS inverter, respectively. The circuit equation is given by,

\[ \frac{d q}{dt} = I_{RTD}(V_{DD} - v_1) - I_{TR}(v_2, v_1) \] (1)

\[ \frac{d v}{dt} = I_{RTD}(V_{DD} - v_2) - I_{TR}(v_1, v_2) \] (2)

\[ \frac{d v}{dt} = \frac{I_P - I_V}{V_T}(v - V_P) \] (V_P < v < V_V) (3)

\[ \frac{d v}{dt} = \frac{I_P - I_V}{V_{SEC}}(v - V_V) \] (V_V < v)

\[ \frac{d v}{dt} = \left\{ \begin{array}{ll}
\frac{v_g - V_T}{V_T}v_{ds} - \frac{v_{ds}^2}{2} & (v_{ds} < v_g - V_T) \\
& \left( v_g - V_T \right)^2 & (v_{ds} \geq v_g - V_T)
\end{array} \right. \] (4)

NMOS characteristics are assumed to be the same in the both sense amplifier circuits. The PMOS characteristics of the CMOS sense amplifier is assumed to be symmetric to the NMOS characteristics. Sensing time, defined as a time at which both conditions \( v_1 > 0.9V_{DD} \) and \( v_2 < 0.1V_{DD} \) are simultaneously satisfied, is about 20% faster than that of the CMOS. This is due to the larger current drive capability of the RTD load than the PMOS. As the current drive capability of the pull-up load is larger, the charging time of the bitline capacitance becomes shorter. This fast charging time induces the reduction of discharging time of other bitline capacitance also, because the NMOS transistor of the discharging circuit quickly turns on due to the cross coupled connection.

4 Stability Analysis

In this section, the stability of the solution of Eqs. 1 and 2 for a given initial condition is discussed by using phase diagram. Figure 4 shows voltage transfer characteristics (VTC) of each inverter. The solid and dashed VTC lines indicate the solution for \( \frac{dv_2}{dt} = 0 \) and \( \frac{dv_1}{dt} = 0 \), respectively. The intersection points, therefore, represent the equilibrium points of Eqs. 1 and 2. Unlike the CMOS sense amplifier, the QMOS sense amplifier circuit has three stable points (A, B, and C), one meta-stable point (D), and one unstable point (E).
Figure 1. Sense amplifier circuit. (a) CMOS, (b) QMOS

Figure 3. Simulation results for QMOS and CMOS sense amplifier circuit.

From the point $P_1(1.8, 1.7)$, where $dv_1/dt > 0$ and $dv_2/dt < 0$, the solution directly goes to the stable point $B$ (Fig. 3). From $P_2(2.0, 1.9)$ or $P_3(2.4, 2.3)$, where both $dv_1/dt$ and $dv_2/dt > 0$, the trajectory once goes upward, and when it reaches to the solid VTC curve, it turns to the downward, resulting in going to the point $B$. When it starts from the point $P_4(2.5, 2.4)$, however, the solution reaches to the dashed VTC curve, resulting in convergence to the point $C$, which is an erroneous operation of the sense amplifier.

This erroneous behavior can be controlled by optimizing the RTD parameters. If the point $F$ on the solid VTC curve, corresponding to the peak position of RTD characteristics, is moved closer to the line of $v_2 = v_1$, the instability is reduced. The $v_1$ and $v_2$ value at point $F$, which is determined by the peak current and voltage of the RTD characteristics, is given by,

$$v_1|_F = V_T + \frac{2I_P}{\beta}$$

$$v_2|_F = V_{DD} - V_P$$

(5)

From the above equations, when $I_P$ is decreased, the point $F$ is moved to left. When $V_P$ is decreased, on the other hand, the point $F$ is moved upward. Therefore, the decrease of $I_P$ and/or $V_P$ can reduce the instability. Figure 5 shows an initial condition dependence of the sensing time for three different peak voltage values ($V_P = 0.8, 0.6$, and $0.4V$). The initial condition for $v_1(t)$ and $v_2(t)$ are assumed to be,

$$v_1(0) = 1.9 + \Delta v$$

$$v_2(0) = v_1(0) - 0.1$$

(6)
where $\Delta v$ indicates the voltage fluctuation during the bitline precharge cycle. As shown in Fig. 4 (b), when $\Delta v$ equals to 0.5V at $V_p = 0.8$V, which corresponds to the point $P_4$ in Fig. 4 (b), the sensing time becomes infinity due to the erroneous operation. Figure 5 indicates that the reduction of $V_p$ can increase the normal operation margin against the initial voltage fluctuation without degrading the sensing speed.

5 Conclusion

Design of a novel QMOS sense amplifier circuit consisting of RTD pull-up loads and NMOS transistors is discussed in this paper and its operation is analyzed. Compared to the conventional CMOS sense amplifier, the QMOS design exhibits about 20% higher sensing speed due to the larger current drive capability of the RTD load. The instability against the initial condition has been analyzed by drawing phase plot diagram. It has been found that by reducing the peak current and/or peak voltage of the RTD circuit instability can be tackled.

References


Epitaxial growth of ZnS on bare and arsenic-passivated vicinal Si(100) surfaces

Xiaochuan Zhou, Shan Jiang, and Wiley P. Kirk*

NanoFAB Center, Engineering-Physics Building, Texas A&M University, College Station, Texas 77843-4242

(Received 11 November 1996; accepted for publication 14 May 1997)

We report a detailed study of molecular beam epitaxial growth of ZnS films on bare and arsenic-passivated vicinal Si(100) surfaces. This study elucidates the initiation of microtwinning and stacking-fault defects on double-stepped substrate surfaces. The study also sheds light on the function of arsenic passivation in reducing crystal defects in ZnS epitaxial layers. Three substrate surfaces, Si(100) 2×1, Si(100):As 2×1, and Si(100):As 1×2, were used for the ZnS epitaxial growth studies. Adsorption experiments were performed to demonstrate the chemical passivation effect of an arsenic overlayer. Reflection high-energy electron diffraction was used to study growth modes and the epitaxial relationship of the ZnS layers to the substrates. Transmission electron microscopy was used to study the crystal-defect structures. Secondary ion mass spectroscopy was used to determine the chemical profiles of the heteroepitaxial interfaces of ZnS layers grown on arsenic-passivated surfaces. One of the main results demonstrated by this work is that thin ZnS films can be grown epitaxially with much better crystal quality on As-passivated Si surfaces than on bare Si surfaces. © 1997 American Institute of Physics. [S0021-8979(97)02916-2]

I. INTRODUCTION

The growth of compound semiconductors on silicon substrates will be a key enabler for silicon-based electronic and optoelectronic devices. While many studies have been performed using silicon as an epitaxial substrate, there have been few studies that explored the possibility of using silicon in the active layers of a heterostructural device. One such device is the double-barrier resonant-tunneling diode (DB-RTD). In order to achieve room-temperature quantum confinement of carriers in a silicon-based DB-RTD, and minimize valley current, a wide-band-gap semiconductor is required as the barrier material. One candidate for a barrier material is zinc sulfide, which has a band gap of 3.68 eV, and a lattice constant of 5.420 Å. By comparison, silicon has a band gap of 1.12 eV and a diamond (cubic) crystal structure with a lattice constant of 5.431 Å. The band offset of a molecular beam epitaxy (MBE) grown ZnS/Si(111) heterojunction was measured by Maierhofer et al., using photoelectron spectroscopy. They reported a valence-band offset of \( \Delta E_v = 0.7 \) eV and a conduction-band offset of \( \Delta E_c = 1.7 \) eV. To our knowledge, a reliable experimental value for the band offset of the ZnS/Si(100) heterojunction does not exist. The closely matched lattice constants (0.2% lattice mismatch) and the large band-gap difference between the two semiconductors motivated the present study of epitaxial growth of ZnS on silicon substrates.

Although ZnS and Si are closely lattice matched, previous efforts to grow ZnS on Si substrates did not produce device quality materials. The problem was partially attributed to chemical reactions during initial ZnS growth on silicon substrates. In a photoemission surface core-level study of sulfur adsorption on Si(100), Weser et al. found that sulfur penetrated into the crystal volume and formed disordered silicon sulfide. In a study of a similar material system involving ZnSe growth on Si(100), Bringans et al. found the formation of an amorphous SiSe$_2$ layer at the ZnSe/Si interface. The amorphous layer disrupted the epitaxial template and caused a significant number of crystal defects to form in the deposited ZnSe films. They also showed that the deposition of an arsenic monolayer on a Si(100) surface could effectively passivate the surface and prevent a chemical reaction between selenium and silicon, thus, improving the crystalline quality of the ZnSe layers. In our earlier study of ZnS growth on Si(100), a significant improvement of ZnS crystal quality was also demonstrated by using the arsenic passivation method. While the modified chemical property of the substrate surface was considered to be responsible for the improvement of ZnS and ZnSe crystal qualities, the detailed mechanism was not understood.

In this paper, we report the results of a detailed study of ZnS growth on bare and arsenic-passivated Si(100) surfaces to elucidate the mechanism of crystal-defect formation in ZnS layers grown directly on bare silicon substrates and the function of an arsenic overlayer in reducing crystal-defect formation. We used residual gas analysis to study the adsorption and desorption of sulfur and zinc on clean and arsenic covered silicon surfaces. We used reflection high-energy electron diffraction (RHEED) and secondary ion mass spectroscopy (SIMS) to examine the atomic structures of the epitaxial surfaces and the chemical profiles of the epitaxial layers. We also used transmission electron microscopy (TEM) to study the crystal structure of the epitaxial materials.

II. EXPERIMENT

Epitaxial growth was carried out in a Fisons (VG) V80S MBE system. The system was equipped with an e-beam evaporator for silicon deposition and three K cells: a com-
pound ZnS source and elemental sources of arsenic (As$_5$) and zinc. The compound ZnS source produced stoichiometric atomic/molecular beam fluxes of Zn and S$_2$. The MBE system was also equipped with a 15 keV RHEED system and a Dycor M200 residual gas analyzer (RGA) system to do surface structural studies and gas-phase composition analysis, respectively. The RGA was positioned in the line of sight of the substrate and had an orifice to collimate the gas molecules that were backscattered or desorbed only from the substrate surface.

Vicinal Si(100) substrates with a 4° offcut towards [011] were used to form a double-stepped surface to suppress antiphase disorder. The silicon substrates were chemically cleaned using a peroxide cleaning procedure, which left surfaces covered with a thin layer of oxide formed in the HCl:H$_2$O$_2$:H$_2$O = 3:1:1 solution. The substrates were annealed in the MBE preparation chamber at 870 °C for 20 min and then transferred into the growth chamber. Streaky RHEED patterns from the 2×1 reconstructed Si(100) surfaces were observed. Silicon layers of 100 to 1000 Å were grown on the substrates at a temperature of 600 °C to achieve a smooth starting surface.

The ZnS growth was usually done in two steps. The first step was performed at a low substrate temperature between 50 and 220 °C and a low Zn+S$_2$ beam-equivalent pressure of 1×10$^{-7}$ mbar for 5 min. These lower growth temperatures resulted in smoother surface morphologies. In the second step, the growth was done at a substrate temperature of 300 °C and a Zn+S$_2$ beam flux pressure of 1×10$^{-6}$ mbar.

Gas-phase analysis was performed by monitoring three mass-to-charge ratios, $m/e = 60, 64,$ and 66, with the RGA. Individual partial pressures of the SiS, S$_2$, and Zn were calculated, based on the natural abundance of the silicon, sulfur, and zinc isotopes. An ion gauge, which was located in front of the substrate surface, was used to calibrate the RGA pressure measurement.

Cross-sectional TEM samples were prepared by using standard mechanical cutting, lapping, and ion-milling procedures. All TEM micrographs were made using a JEOL 2010 microscope at 200 kV.

III. RESULTS

A. Structure of substrate surfaces

In order to grow antiphase-free ZnS layers on silicon surfaces, we used vicinal Si(100) substrates offcut 4° towards [011], so that, with proper substrate treatment, double-stepped surfaces could be formed. After growing a thin buffer layer of silicon, we annealed the substrates at 780 °C for 20 min and then gradually decreased the substrate temperature below 300 °C. Figures 1(a) and 1(b) show the RHEED patterns of such an annealed vicinal Si(100) surface in the [011] and [01̅1] azimuthal directions, respectively. A 2×1 reconstructed single-domain surface was observed. This RHEED pattern corresponds to a double-stepped surface with dimer bonds parallel to the step edges. This was the starting surface we used for epitaxial growth of ZnS films on a bare Si(100) surface.

While we obtained only one type of double-stepped bare vicinal Si(100) surface, we produced two types of double-stepped arsenic-covered vicinal Si(100):As surfaces with two different arsenic dimer orientations. The type depended on the surface treatment conditions. According to Kroenen's nomenclature, a type A surface is composed of terraces with surface dangling bonds and/or surface dimer bonds parallel to the step edges, as schematically illustrated in Fig. 2(a), and a type B surface is composed of terraces with surface dangling bonds and/or surface dimer bonds perpendicular to the step edges, as schematically illustrated in Fig. 2(d). For arsenic-covered surfaces, a type A surface is a Si(100):As 2×1 reconstructed surface. The surface was prepared by initiating arsenic adsorption on a Si(100) 2×1 surface at a substrate temperature of 600 °C and an As$_5$ beam flux pressure of 1×10$^{-5}$ mbar, followed by a decrease in substrate temperature to below 300 °C. A type B surface is a Si(100):As 1×2 reconstructed surface, which was prepared by initiating arsenic adsorption on a Si(100) 2×1 surface at room temperature followed by an increase in substrate temperature to 600 °C, all under an As$_5$ beam flux pressure of 1×10$^{-5}$ mbar. These surface preparation procedures are consistent with those described by Bringans. Smooth and single-domain surfaces were obtained as indicated by the streaky RHEED patterns in Figs. 2(b) and 2(c) for the Si(100):As 2×1 reconstructed surface, and Figs. 2(e) and 2(f) for the Si(100):As 1×2 reconstructed surface. We also

FIG. 1. RHEED patterns or a bare vicinal Si(100) 2×1 surface at 50 °C in the (a) [011] and (b) [01̅1] azimuthal directions. A 100 Å silicon epitlayer was grown on the Si(100) substrate before it was annealed at 780 °C and then cooled to 50 °C.
FIG. 2. (a) and (d) illustrate type A and type B terraces, with surface dimer bonds parallel and perpendicular to the step edges, respectively, of a vicinal Si(100) surface tilted towards the [011] direction. (b) and (c) show the RHEED patterns of a Si(100):As 2×1 reconstructed surface and (e) and (f) show the RHEED patterns of Si(100):As 1×2 reconstructed surfaces. (b) and (e), and (c) and (f) are the views at [011] and [011] azimuthal directions, respectively.

note in Fig. 1 that the double-stepped bare vicinal Si(100) substrate has a type A surface. For either a type A or type B arsenic-covered surface, there is only one chemically adsorbed As monolayer on the surface. It is energetically unfavorable to have more than one adsorbed monolayer.

B. Surface adsorption

Adsorption experiments were carried out to reveal the difference between the ZnS growth on bare and arsenic-covered Si(100) surfaces during the initial growing periods. This was done by measuring the backscattered and desorbed species from the substrate surfaces. A high substrate temperature of 340 °C was used in these adsorption experiments. From the thickness of a ZnS layer grown at this temperature, we determined that, at this temperature, the sticking coefficients of Zn and S$_2$ on a ZnS surface were less than 5%. Therefore, the Zn and S$_2$ adsorption, observed during the initial growing period, can be mainly attributed to adsorption on the surface of a silicon substrate. Figure 3(a) shows the backscattered Zn and S$_2$, which were the only detectable zinc and sulfur containing species measured (using RGA) from a bare Si(100) surface at the beginning of a growth. Dashed lines in Fig. 3(a) depict the backscattered and/or desorbed Zn and S$_2$ with a negligible initial adsorption on the surface. The areas between the dashed lines and the solid lines are, therefore, attributed to the initial adsorption of zinc and sulfur on the silicon surface. From the data we find high initial sticking coefficients for both sulfur and zinc on a bare Si(100) surface. Accurate determination of the initial sticking coefficients was difficult because of the presence of both zinc and sulfur, which may interact with each other on the surface. As the surface became covered with zinc and sulfur, the sticking coefficients of zinc and sulfur decreased significantly to below 5%. Integration of the areas indicated that the surface coverage of Zn+S was close to one monolayer with a non-stoichiometric sulfur-to-zinc ratio of 2.6. In view of the stoichiometric beam fluxes of sulfur and zinc from the compound ZnS source, the stronger adsorption of sulfur is obvious.

Previous studies have revealed that sulfur reacts with silicon surface atoms forming disordered SiS$_x$. One of our objectives was to develop methods of preventing this reaction in order to epitaxially grow ZnS on the silicon surfaces. For this purpose, we studied arsenic passivation. This method was introduced by Bringans et al. to prevent selenium from reacting with silicon surfaces. Figure 3(b) shows the desorption of Zn and S$_2$ from a Si(100):As 2×1 surface. The desorption of Zn and S$_2$ leveled off immediately after the ZnS shutter was opened. The initial adsorption and/or reaction of sulfur and zinc on the silicon surface was clearly suppressed by the arsenic overlayer. A similar result was observed on Si(100):As 1×2 surfaces. These results clearly demonstrate the chemical passivation effect of an arsenic overlayer on a Si(100) surface.
As the adsorption experiments proceeded, we followed the surface structural changes by using RHEED. On a bare Si(100) surface, the RHEED pattern transformed from a streaky 2×1 pattern into a faint 1×1 pattern. This suggests a certain degree of surface disordering, although an amorphous layer was not formed. As we will explain in the following section, zinc adsorption on a Si(100) surface did not cause surface disordering. Therefore, the deterioration of surface ordering was attributed to sulfur adsorption. On the arsenic-passivated Si(100) surfaces, we found no change in the RHEED patterns throughout the Zn+S_2 adsorption period. Indeed, at the adsorption condition, i.e., substrate temperature at 340 °C and a Zn+S_2 beam-equivalent pressure of 3×10^{-8} mbar, the ZnS growth rate on the arsenic-passivated Si(100) surfaces was essentially zero, suggesting zero chemical adsorption on the surfaces. This further demonstrates the effectiveness of an arsenic passivation overlayer on Si(100) surfaces.

C. Surface structural changes during initial growth

Initial growth of ZnS on bare and on arsenic-passivated vicinal Si(100) surfaces was studied with the use of RHEED. The growth was conducted at a rate of 1.5 monolayers (ML) per minute. We noted that at this low growth rate, the epitaxial growth could proceed at a substrate temperature as low as 0 °C on a well-prepared vicinal Si(100) surface, with or without arsenic passivation. Here, we report data recorded at a substrate temperature of 50 °C. By measuring the backscattered Zn and S_2 beam fluxes from the substrate surface, we found that at this low substrate temperature, the sticking coefficients of Zn and S_2 were close to unity. Therefore, it was possible to determine the surface coverage and/or layer thickness of ZnS precisely by recording the shutter opening time of the ZnS source. In our previous study, conducted at higher substrate temperatures of 220–340 °C, the definitive surface coverage of ZnS in the initial growth stage was difficult to determine because of the low and variable sticking coefficients.

In this paper, we define one monolayer of ZnS as composed of one atomic layer of zinc plus one atomic layer of sulfur.

Figures 4(a) and 4(b), and 4(c) and 4(d), show the [011] RHEED patterns of ZnS layers grown on a bare Si(100) 2×1 and on an arsenic-passivated Si(100):As 2×1 surface, respectively. At 0.75 ML coverage, a ZnS layer grown on a bare silicon surface exhibited sharper diffraction patterns [Fig. 4(a)] than one grown on an arsenic-passivated silicon surface [Fig. 4(c)]. This suggested that the epitaxial condition at the interface was better during the initial growth stage of ZnS on the bare Si(100) 2×1 surface than it was for growth on a Si(100):As 2×1 surface. However, at 3 ML in thickness, a ZnS film grown on a bare Si(100) surface exhibited a smeared RHEED pattern [Fig. 4(b)] containing oblique lines. These oblique lines can be attributed to microtwins and stacking faults, as will be described in detail later. At the same thickness, a ZnS layer grown on an arsenic-passivated Si(100):As 2×1 surface exhibited brighter and sharper RHEED patterns without noticeable oblique lines. While not shown, the RHEED-pattern evolution of a ZnS layer grown on a Si(100):As 1×2 surface exhibited similar behavior to that for ZnS grown on a Si(100):As 2×1 surface.

As a test to find an alternative means of preventing chemical reactions between the sulfur and silicon surface, we studied the initiation of growth using zinc adsorption on the silicon substrate. A similar approach was used in a study of epitaxial growth of ZnSe on Si(100) substrates by Park and Mar. Although the observation was left unexplained, these workers found that the initial exposure of a silicon substrate to a zinc flux was essential for achieving epitaxial growth of ZnSe layers. In our experiment, an ordered Si(100):Zn 3×1 surface structure was formed, as shown by the RHEED pattern of Fig. 5, after zinc was deposited on a well-prepared vicinal Si(100):As 2×1 surface. However, the maximum surface coverage of the ordered zinc was less than 0.5 ML over a substrate temperature range of 200–330 °C, as determined by temperature-programed desorption measurements. At higher substrate temperatures, the sticking coefficient of zinc was too low to produce significant surface coverage. At
lower substrate temperatures, polycrystalline zinc formed. In addition, the growth of ZnS on a zinc-covered surface showed similar sulfur adsorption characteristics as shown in Fig. 3(a). Moreover, the RHEED patterns of the ZnS surface did not show significant improvement over the direct growth of ZnS on a bare Si(100) 2×1 surface. These results showed that the preadsorption of zinc on a Si(100) surface did not prevent the chemical adsorption of sulfur on the silicon surface and, hence, did not improve the epitaxial growth. No further study of this approach was pursued. It should be pointed out that our results were obtained with the use of a ZnS-compound source; whereas, the Park and Mar experiment was performed using separate elemental Zn and Se sources. It is likely that in our experiment, the reaction of sulfur with the silicon surface was already weakened by the simultaneous presence of zinc and, therefore, additional zinc did not produce any significant effect.

We also studied the adsorption of zinc on an arsenic-passivated silicon surface, as an attempt to improve the initial growth mode. However, in this case zinc (without the presence of sulfur) could not form an ordered single-phased layer. At substrate temperatures above 200 °C and a Zn beam-equivalent pressure of 1.5×10^{-7} mbar, the sticking coefficient of Zn was too low to obtain significant Zn surface coverage. At substrate temperatures below 200 °C, polycrystalline zinc films of a highly three-dimensional nature formed. Clearly, the energetically stable arsenic dimer bonds of a reconstructed Si(100):As surface prevented the formation of As–Zn bonds. Therefore, on an arsenic-passivated Si(100):As surface, zinc atoms alone cannot initiate epitaxial growth. In the discussion section below, we provide an explanation as to how epitaxial growth was initiated on an arsenic-passivated Si(100) surface in the presence of both zinc and sulfur.

D. Surface and crystal structure of ZnS layers grown on bare Si(100) surfaces

Figure 6 shows the RHEED patterns of a 25 Å thick ZnS film grown on a bare Si(100) 2×1 surface at a substrate temperature of 50 °C, annealed up to 300 °C for 5 min, and then cooled back to 50 °C. Undulating streaks were observed in the RHEED pattern along the [011] azimuthal direction, as shown in Fig. 6(a). Elongated spots with oblique lines were observed in the RHEED pattern along the [011] azimuthal direction, as shown in Fig. 6(b). No surface reconstruction was observed. These RHEED patterns indicate a moderately smooth but defective surface structure. The oblique lines are attributed to microtwins in the ZnS layer. In addition, we note that the surface morphology and the surface crystal structure, as revealed by RHEED, were not improved as the film grew thicker. The reason for the lack of a smoothing effect, as the films grew thicker, will become clear as we present TEM results in the following discussion. It is also worth mentioning that the ZnS growth at a lower initial temperature resulted in a smoother surface. For example, our previous study of ZnS growth at a 220 °C initial temperature resulted in much spotter RHEED patterns than the ones shown in Fig. 6.

Figure 7 shows cross-sectional TEM micrographs of a ZnS layer grown on a bare Si(100) 2×1 surface. Figure 7(a) is a (011) cross section, which shows a side view of the staircase of the surface steps. The orientation of the substrate-surface steps is illustrated in Fig. 2(a). In this micrograph, we observe a high density of microtwins and stacking faults, marked as T. It is interesting to note that while there are two sets of [111] planes, (111) and (111), in which microtwins and stacking faults could form, we observe the crystal defects only in (111) planes. Similar anisotropic characteristics of stacking faults were observed in GaAs epitaxial layers grown on the same type of vicinal Si(100) substrates.16 By using TEM, we observed that the microtwins and stacking faults extend throughout the ZnS layer, with virtually a constant density. This explains why the ZnS surface structure and the smoothness were not improved as the layer grew thicker, as we described earlier. By counting the number of microtwins/stacking faults along the ZnS/Si interface and dividing this by the length of the interface, we determined the one-dimensional microtwin/ stacking-fault density to be 2.6×10^6 cm^{-1}. This value is the same as the density of surface double steps, along the [011] direction, on a vicinal Si(100) substrate of 4° offset in the [011] direction, which was used in this study. This suggests a correlation between the substrate-surface steps and the formation of the microtwins and stacking faults.

Figure 7(b) is a high-resolution (011) cross-sectional TEM micrograph showing the interface region of the same ZnS/Si structure as that shown in Fig. 7(a). A white line was drawn along the interface as a visual guide. Although this particular micrograph does not contain a good atomic image for the silicon lattice, we can estimate the silicon surface morphology by following the interface line. From this micrograph, we learn that the silicon surface is composed of staircase-shaped terraces that are separated by double steps. Microtwins in the ZnS layer are initiated at step edges of the silicon surface and they are mostly 3 ML thick. In the discussion section, we propose a model to explain the formation of the microtwins at the surface-step edges.

Figure 7(c) is a (011) cross-section micrograph, which shows a front view of the staircase of the surface steps. This micrograph further reveals additional information about the structure of the microtwins and stacking faults in the ZnS layer. In this micrograph, we observe almost no microtwins and stacking faults lying in the [111] planes, (111) and (111), that are perpendicular to the cross-section surface. However, we observe vertical lines, as indicated by the arrow D. We attribute the vertical lines to Shockley partial dislocations...
connecting the stacking faults in the \((1\bar{1}1)\) planes. It is interesting to note that the stacking faults in the ZnSe layers grown on GaAs\((100)\) substrates are mostly bound by Frank partial dislocations that appear as \(V\) shapes.\(^{17}\) Later, we will discuss the geometric structures of the microtwins and stacking faults as derived from the micrographs shown in Fig. 7.

### E. Structure of ZnS layers grown on arsenic-passivated Si\((100)\) surfaces

Figures 8 shows RHEED patterns of two 25 Å thick ZnS films grown on arsenic-passivated Si\((100):As\) \(2 \times 1\) [Figs. 8(a) and 8(b)] and Si\((100):As\) \(1 \times 2\) [Figs. 8(c) and 8(d)] surfaces, respectively. The films were grown at a substrate temperature of 50 °C, annealed up to 300 °C for 5 min, and then cooled back to 50 °C. In Fig. 8(a), a RHEED pattern from the \([101]\) azimuthal direction, we observe half-order lines that are due to \(2 \times 1\) reconstruction. In this image, the half-order lines are fuzzy because the ZnS surface was relatively rough, however, the half-order lines were unambiguously identified when we rotated the substrate to observe a RHEED pattern slightly off the \([011]\) azimuthal direction.\(^{3}\) In Fig. 8(b), a RHEED pattern from the \([011]\) azimuthal direction, we observe only integer-order lines. Combining Figs. 8(a) and 8(b), we identify the ZnS film grown on a Si\((100):As\) \(2 \times 1\) substrate surface as having a \(2 \times 1\) reconstructed surface. Similarly, from Figs. 8(c) and 8(d), we observe a \(1 \times 2\) reconstructed ZnS surface for a ZnS layer grown on a Si\((100):As\) \(1 \times 2\) substrate surface. At the low substrate temperature of 50 °C used in this study, the ZnS surfaces were sulfur stabilized and the surface reconstruction was attributed to the formation of sulfur dimers.\(^{18}\) Therefore, our RHEED results indicated that surface S–S dimers were parallel to the initial As–As dimers. Besides the surface reconstruction, in Fig. 8(b), we notice a slight sign of oblique line formation that is similar to but less pronounced than that observed in Fig. 6(b) for a ZnS layer grown on a bare Si\((100)\) substrate.

**FIG. 7.** Cross-sectional TEM micrographs of a ZnS layer grown on a bare Si\((100)\) \(2 \times 1\) surface. A vicinal Si\((100)\) substrate with \(4°\) offcut towards the \([011]\) direction was used. (a) and (b) show the \([011]\) cross-sectional views with (b) being a micrograph of higher magnification. A white line was added to the micrograph in (b) to mark the shape of the ZnS/Si interface. (c) shows a \([011]\) cross-sectional micrograph with the same magnification as that of (a). In the micrographs, an arrow \(T\) points to a microtwin and an arrow \(D\) points to a dislocation.

**FIG. 8.** RHEED patterns of 25 Å ZnS layers grown [(a) and (b)] on Si\((100):As\) \(2 \times 1\) and [(c) and (d)] Si\((100):As\) \(1 \times 2\) reconstructed surfaces at a substrate temperature of 50 °C. [(a) and (c)] and [(b) and (d)] are the views at \([011]\) and \([011]\) azimuthal directions, respectively.
Si(100) 2×1 substrate surface. These oblique lines are attributed to the presence of microtwins in the ZnS layer, as we will subsequently reveal by means of TEM micrographs.

A SIMS profile analysis was performed to determine whether the arsenic layer remained at the ZnS/Si interface region after ZnS growth or whether it floated on top of the ZnS surface as in the case of GeSi growth on arsenic-covered silicon surfaces. The sample was composed of a 1500 Å ZnS layer grown on an arsenic-passivated Si(100):As 1×2 surface with an initial growth temperature of 220 °C for the first 50 Å and an elevated growth temperature of 300 °C for the rest of the layer thickness. Figure 9 shows the chemical profiles of Zn, Si, and As for this layer. The profile of As indicates that it remained at the interface region after the ZnS growth. In contrast, during the GeSi epitaxial growth on an arsenic-covered Si(100) substrate, arsenic floats on top of the GeSi surface and improves the surface morphology. This effect, the so-called surfactant effect, is attributed to the reduction of surface free energy on an arsenic-covered GeSi surface as compared with a bare GeSi surface. The SIMS result of this study suggests that the function of arsenic in ZnS growth is different from that in GeSi epitaxial growth on arsenic-covered silicon substrates. Later, we will discuss the function of arsenic as an interfacial surfactant at the ZnS/Si(100) interface. In Fig. 9, we observe a high arsenic concentration in the silicon epitaxial layer (about 1000 Å). It is likely that the arsenic was incorporated into the silicon during the growth of a silicon buffer layer because of the high arsenic background pressure of 10⁻⁹–10⁻⁸ mbar in our single-growth-chamber system. The use of a multi-growth-chamber system would significantly lower this background doping or cross-contamination effect.

TEM was used to study the effects of arsenic passivation on the crystal structure of the ZnS layers. Shown in Fig. 10 are TEM micrographs of a ZnS layer grown on an arsenic-passivated Si(100):As 1×2 surface. Comparing the crystal structure of the ZnS layer grown on the arsenic-passivated silicon surface, as shown in Fig. 10, with that of a ZnS layer grown on a bare silicon surface, as shown in Fig. 7, we note several major differences. As mentioned earlier, from Figs. 7(a) and 7(b), the (011) cross-sectional TEM micrographs of a ZnS layer grown on a bare vicinal Si(100) 2×1 surface, we observe that the crystal defects are mostly in the form of microtwins and only a few stacking faults exist. The microtwins/stacking faults are initiated at step edges of the substrate surface. The microtwins and stacking faults are almost exclusively in (111) planes. The one-dimensional crystal-defect density is as high as 2.6×10⁶ cm⁻¹. By comparison, from Fig. 10(a), the (011) cross-sectional TEM micrographs of a ZnS layer grown on a Si(100):As 1×2 surface, we observe both microtwins and stacking faults with most of the crystal defects being stacking faults. Most of the crystal defects are not initiated at the silicon substrate surface. The microtwinning and stacking-fault defects are found in both (111) and (111) planes. The density of the microtwins and stacking faults is about 1/5 of that in the ZnS layer grown directly on a bare silicon surface. More differences are revealed by comparing the (011) cross-section micrographs of Figs. 7(c) and 10(h). While vertical lines due to Shockley partial dislocations are observed in Fig. 7(c) for the ZnS layer grown on a bare Si(100) 2×1 surface, no vertical line is observed in Fig. 10(b) for the ZnS layer grown on a Si(100):As 1×2 surface. Instead in Fig. 10(b), we observe...
Figure 11(b) shows a (011) cross-section micrograph of the same ZnS layer shown in Fig. 11(a). Unlike the (011) cross-section view, this micrograph is very different from the same cross-section view of the ZnS layer grown on a bare Si(100) 2×1 surface as shown in Fig. 7(c). No vertical line is observed in this micrograph. The image, however, is rather similar to Fig. 10(b), which shows the same (011) cross-section view of a ZnS layer grown on a Si(100):As 1×2 surface. In Fig. 11(b), we observe crystal defects in (111) and (111) planes. While rigorous assignment of these defects requires more detailed TEM analysis, some of these defects can be identified as stacking faults, as indicated by arrow S. Some other defects may be attributed to Frank partial dislocations that bound microtwins and stacking faults in (111) and (111) planes.

Last, we mention that the densities of microtwins and stacking faults in the ZnS layers grown on both Si(100):As 2×1 and Si(100):As 1×2 surfaces were found to depend on growth and substrate preparation conditions. For example, the growth of a silicon buffer layer to achieve a smooth substrate surface was found to be important in reducing defect densities. The preparation procedures for the deposition of an arsenic layer on vicinal Si(100) surfaces had a significant effect on the surface structure of the arsenic layer and, consequently, affected the defect densities of the ZnS layers.

IV. DISCUSSION

A. ZnS growth on bare silicon surfaces

We showed, in Fig. 3, that while both sulfur and zinc are strongly adsorbed on a bare Si(100) surface, the uptake of sulfur is about 2.6 times that of zinc in the initial growth period. In addition, we found no change in the adsorption characteristics of sulfur with or without the preadsorption of zinc. This suggests that the ZnS/Si(100) interface is mostly formed between sulfur and silicon atoms. The strong chemical adsorption and the reaction of sulfur on the Si(100) surface were studied in detail by Weser et al.\(^9\) who found the formation of disordered SiS\(_x\) (\(x = 1-4\)) species at a substrate temperature above 200°C. In a study of ZnSe growth on Si(100) surfaces, Bringans et al.\(^10\) demonstrated the formation of amorphous ZnSe layers on the silicon surfaces and attributed this to the formation of disordered SiSe\(_2\) during initial growth. We also found evidence for a chemical reaction between the sulfur and silicon surface, as described in our previous report.\(^7\) By using a temperature-programmed-desorption experiment, we observed the desorption of SiS\(_x\) from a ZnS-covered silicon surface at a substrate temperature of 430°C. However, in our studies, we did not observe the formation of amorphous ZnS even at an initial growth temperature as high as 220°C. We attributed this to the simultaneous supply of stoichiometric beam fluxes of zinc and sulfur from the ZnS-compound source that was used for the ZnS deposition. The reaction of sulfur and zinc competed with the reaction of sulfur and silicon. Therefore, the reaction of sulfur and silicon was limited.

In spite of the fact that ZnS and Si are closely lattice matched and that double-stepped vicinal Si(100) substrates were used, a high density of crystal defects were present in
Figure 12(a) shows a microtwinning defect having a (111) mirror plane, which represents the crystal defect observed in the TEM micrographs of Figs. 7(a) and 7(b). The step-edge structure of a vicinal Si(100) surface, was constructed based on a rebonded-atomic configuration, developed by Chadi. According to Chadi, the most energetically stable structure of a double-step edge contains an extra row of rebonded silicon atoms. This rebonded-step model was confirmed experimentally in scanning tunneling microscope (STM) studies. In our model we assume, after deposition of ZnS, that the rebonded silicon atoms undergo rearrangement and form a short single step as marked by R in Fig. 12. We attribute the initiation of microtwins to the presence of single-step structures at the silicon-surface-step edges. As seen in Fig. 12(a), the formation of microtwins at step edges leads to an alternating ZnS layer structure along the vicinal-surface contour, and thereby avoids the formation of antiphase defects. Microtwins form easily in ZnS because of the low stacking-fault energy of ZnS. We note that ZnS has a low stacking-fault energy of 5 meV/atom and forms both zinc-blende and wurtzite structures. By comparison, a typical zinc-blende-stable material such as GaAs has a higher stacking-fault energy of 47 meV/atom. In our construction of the stick-and-ball models, it was found that a microtwin consisting of three atomic layers can fit into a normal crystal lattice with little strain. This three-layer-twinning configuration is supported by our TEM observations that the majority of the microtwinning images are three to five atomic layers thick, as seen in the (011) cross-section micrograph of Fig. 7(a). The microtwinning images thicker than three atomic layers are attributed to superimposed projections of deeper lying zigzag-shaped microtwinning layers in TEM samples that are approximately 200 Å in thickness. On a vicinal Si(100) surface, kinks exist along the edges of surface steps. These kinks lead to the formation of zigzag-shaped microtwinning layers, as we will describe later.

Figure 12(b) shows a model of a microtwin having a (111) mirror plane. This model represents a crystal defect that is not observed in the TEM micrograph of Figs. 7(a) and 7(b). By comparing the models in Figs. 12(a) and 12(b), we hope to understand the anisotropic nature of the microtwins, as observed in Figs. 7(a) and 7(b). The difference between the two models lies at the ends of the microtwins in the vicinity of a silicon step edge. The ZnS microtwin layer lying in the (111) planes, shown in Fig. 12(a), has a {111} end facet, however, the ZnS microtwin layer lying in the (111) plane, shown in Fig. 12(b), has a {011} end facet. In general, the more densely packed {111} facet has a lower surface energy than the less densely packed {011} facet. In addition, in order to form the structure shown in Fig. 12(b), we must force the same type of atoms, S_1^-S_2 and S_2^-S_3 as shown in Fig. 12(b), to be located immediately next to each other. Given the ionic nature of a polar material, the structure shown in Fig. 12(b) is not expected to be stable, due to the repulsive forces between the same charges.

The ZnS epitaxial layers grown directly on the silicon substrates, as revealed by the TEM micrographs shown in Fig. 7. As we described earlier, the crystal defects were mainly in the form of microtwins, although some stacking faults were also found. These microtwins formed only in (111) planes, i.e., one of four {111} planes. We have also presented evidence showing that the microtwins were initiated at the edges of surface steps.

In order to understand the formation mechanism of these microtwinning defects in the ZnS layers, we have constructed stick-and-ball atomic models of the ZnS/Si(100) interface in a surface-step region. A two-dimensional projection of the model is shown in Fig. 12. In our model, we assume that the silicon surface is fully covered by sulfur atoms and, therefore, has no dangling silicon bonds. This assumption is supported by our observations of strong sulfur adsorption on the silicon surface, as described earlier. And a low interfacial-state density of mid-10^10 cm^{-2} eV^{-1}, as determined by capacitance-voltage measurements.

Appendix 55

Figure 12. Stick and-ball models showing a (a) microtwinning defect having a (111) mirror plane and (b) microtwinning defect having a (111) mirror plane. Both defects are initiated at short-single steps formed by the rebonded silicon atoms R. Model (a) represents the experimentally observed microtwinning defect while model (b) represents the experimentally not observed microtwinning defect. In the figures, dashed line A in (a) marks a (111) facet, dashed line B in (b) marks a (011) facet, S' and Zn' mark the sulfur and zinc atoms that form microtwins.
B. ZnS growth on arsenic-covered silicon surfaces

In this study, we have demonstrated improvement of the ZnS quality, such as better surface morphologies and reduced crystal-defect densities, by applying an arsenic layer on vicinal Si(100) substrate surfaces. Now we discuss the mechanisms for the improvement.

First, on a Si(100) surface, arsenic forms a 2×1 or 1×2 reconstructed structure, which is fully coordinated, highly stable, and, therefore, expected to have a passivating effect that inhibits surface chemical reactions.14 The adsorption experiment of this study provided the first direct evidence of this passivation effect. The desorption/backscattering curves shown in Figs. 3(a) and 3(b) demonstrate a significant reduction in the initial adsorption of sulfur as well as zinc on an arsenic-passivated Si(100) surface as compared with that on a bare Si(100) surface. In addition, over a period of more than 5 min during the Zn+S2 adsorption, we observed no change in the 2×1 RHEED pattern of the Si(100):As surface at substrate temperatures as high as 340 °C. This suggests a lack of significant sulfur reactions with the silicon surface. Therefore, the improvement in ZnS layer quality can be partially attributed to the chemical passivation effect of the arsenic layer, which provided a more stable initial epitaxial template.

The arsenic layer also acts as a "interfacial surfactant" at the interface of ZnS and Si on the (100) plane. Figure 13 shows a model of the ZnS/As/Si(100) interface structure. The model was first proposed by Bringans et al. based on an electron-counting argument.10 According to this argument, the interface structure is chemically stable because all atoms in the interface region are fully coordinated with energetically stable octet-electron configurations. An illustration of the bonding-electron distribution appears in the right-hand side of Fig. 13. In the illustration, the arsenic interlayer links the two dissimilar substances, ZnS and Si; therefore, we call it an "interfacial surfactant." Without the arsenic interlayer, octet-electron configurations would not be possible at the ZnS-Si(100) interface. In a -Si-Si-Zn-S- structure, there is one electron too few in the Si and Zn interface atoms to fulfill the octet configuration. In a -Si-Si-Zn-S- structure, there is one electron too many in the Si and Zn interface atoms to fulfill the octet configuration. Therefore, neither structure is likely to be stable.

The experimental data of this study confirm the atomic model shown in Fig. 13. The SIMS profile data shown in Fig. 9 prove that the arsenic remains at the interface between ZnS and Si. The RHEED patterns in Fig. 8 demonstrate that the azimuthal orientation of a ZnS layer is determined by the azimuthal orientation of the initial arsenic layer on the silicon substrate. When the azimuth direction of the arsenic bonds was rotated by 90°, the azimuthal orientation of the ZnS layer followed. This orientation dependence is possible only when chemical bonds are formed between arsenic atoms and ZnS interface atoms. Our RHEED results also suggest that sulfur atoms in the ZnS lattice have the same bond orientation as that of interface arsenic atoms. From this orientation relation, we determined that the interface bonds are formed between zinc and arsenic atoms. Clearly, arsenic serves not only as a passivation layer in the initial growth period, but also as an interfacial agent to join the ZnS and Si surfaces, as explained earlier.

Although we argued that the ZnS/As/Si(100) interface structure is energetically stable, it is interesting to note that the initial ZnS growth on an arsenic-passivated Si(100):As surface was not in a layer-by-layer two-dimensional growth mode, as revealed by fading RHEED patterns shown in Fig. 4(c). The RHEED result suggests that within the first monolayer, the deposition of ZnS on the arsenic surface was somewhat disordered. Also, as we mentioned earlier, we did not observe the formation of an ordered phase of zinc chemisorbed on a Si(100):As surface. We attribute the observed phenomena to the highly stable 2×1 reconstructed Si(100):As surface on which chemical bonds with other atoms are difficult to form. As the surface coverage of zinc and sulfur increased above 1 ML, enhanced and sharper RHEED patterns appeared, indicating the formation of an ordered ZnS layer. The growth was indeed epitaxial as revealed by the RHEED patterns as shown in Fig. 8 and the high-resolution TEM micrographs as shown in Figs. 10 and 11. The formation of the As-Zn bonds is believed to be induced by the dipole-dipole interactions between Si-As and Zn-S dipoles.24 This type of reaction sequence requires the presence of ZnS which, in turn, requires a certain critical surface population of zinc and sulfur atoms. This explains why crystallization occurred when the surface coverage of zinc and sulfur was increased beyond 1 ML.

The last subject to be discussed is the cause of the crystal-defect structure and density differences in ZnS layers grown on bare and on arsenic-passivated surfaces. While we have demonstrated a significant chemical passivation effect and suggested a modification of interfacial chemical bonding schemes by the use of an arsenic layer on Si(100) surfaces, these effects alone do not explain the differences. The surface structure of an arsenic layer must be important in determining the structure and density of ZnS defects, as significant differences between ZnS layers grown on Si(100):As 2×1 and Si(100):As 1×2 surfaces have been revealed by the TEM micrographs of Figs. 10 and 11.

The surface structure of the arsenic overlayer on vicinal Si(100) surfaces was studied by Bringans et al.35 using STM. It was found that both Si(100):As 2×1 and Si(100):As 1×2 surfaces were composed of terraces of mostly single domains. However, a significant difference was found at the edges of the terraces or steps. On a Si(100):As 2×1 surface,
the step edges were rough and contained closely spaced single steps in some cases. On a Si(100):As 1×2 surface, however, the step edges were smooth and had few single steps. We believe the closely spaced single steps on the Si(100):As 2×1 surface to be the cause of the microtwinning seen in the ZnS layers as shown by the TEM micrograph of Fig. 11(a). The situation is similar to ZnS growth on a bare Si(100), in which case, rebonding silicon atoms form single steps and cause the formation of microtwins. Therefore, the atomic model shown in Fig. 12(a) can be used to describe the formation of microtwins on the Si(100):As 2×1 surface, except that the interface sulfur atoms in the model are replaced by arsenic atoms. Although a ZnS layer grown on a Si(100):As 1×2 surface also contains stacking faults and few microtwins, as shown in the TEM micrograph of Fig. 10(a), few crystal defects are found to be initiated on the substrate surface. Obviously, the sharp double-stepped edges on the Si(100):As 1×2 surface are not the source of microtwins. Therefore, the decreased crystal-defect density of the ZnS layer grown on a Si(100):As 1×2 surface can be attributed to a better substrate template for the epitaxial growth.

The (011) cross-sectional TEM micrographs in Figs. 7(c), 10(b), and 11(b) provide additional information about the defect structures in all three ZnS layers. These micrographs suggest that the microtwins in the ZnS layer grown on a vicinal Si(100) 2×1 surface are bound by Shockley partial dislocations. However, the stacking faults and microtwins in the ZnS layer grown on vicinal Si(100):As 2×1 and Si(100):As 1×2 surfaces are bound by Frank partial dislocations. Based on this information and on our description of the microtwinning initiation at surface steps, we constructed models of microtwinning defects in ZnS layers grown on a bare vicinal Si(100) 2×1 surface and on a vicinal Si(100):As 2×1 surface, and schematically illustrate the models in Figs. 14(a) and 14(b), respectively. The stacking faults and microtwins in a ZnS layer grown on a Si(100):As 1×2 surface are not primarily initiated on the substrate surface. They are formed during the growth, probably by impurities, strains, and surface roughness. Bear in mind that ZnS has a low stacking-fault energy and, therefore, forms stacking faults and microtwins easily. Although a rigorous proof of the applicability of the crystal-defect models shown in Fig. 14 requires additional TEM analyses beyond those performed in the present study, all our observations about the structure of the crystal defects can be explained by these models. For example, these models would produce similar (011) cross-sectional micrographs for the ZnS layers grown on Si(100) 2×1 and Si(100):As 2×1 surfaces. The model in Fig. 14(a) would produce vertical lines, due to Shockley dislocations, in a (011) cross-sectional micrograph for a ZnS layer grown on a bare Si(100) surface, as shown in Fig. 7(c). The model in Fig. 14(b) would produce oblique lines, due to Frank dislocations, in a (011) cross-sectional micrograph for a ZnS layer grown on a Si(100):As 2×1 surface, as shown in Fig. 11(b). The model shown in Fig. 14(a) also explains the observation of microtwinning layers more than 3 ML thick in the (011) cross-sectional micrographs for the ZnS layers grown on Si(100) 2×1 surfaces; namely, the projection of zigzag-shaped microtwinning layers from thick TEM samples produce microtwinning images that appear to be more than 3 ML thick.

V. CONCLUSIONS

This study has established a correlation between step-edge structures and the formation of microtwinning defects in the ZnS layers grown on vicinal Si(100) surfaces. Direct growth of ZnS on bare vicinal Si(100) 2×1 surfaces results in the formation of a high density of microtwinning defects. The initiation of the microtwinning defects is attributed to short single steps, formed by rebonding silicon atoms, at edges of double-step terraces on the vicinal surface. A significant reduction in crystal defects, including stacking faults and microtwins, was found in ZnS layers grown on a Si(100):As 1×2 surfaces as compared to layers grown on bare Si(100) 2×1 surfaces. This effect is attributed to the elimination of single steps at the edges of the double-step terraces. The ultimate one-dimensional defect density was found to be about 5×10^5 cm^-1.

On the other hand, for ZnS layers grown on Si(100):As 2×1 surfaces, a relatively high density of microtwinning defects was found and the defects were initiated at the substrate surface. The seeds of the defects were identified with the short single steps at the edge of the double-step terraces of the vicinal Si(100):As 2×1 surface.

While the chemical reaction between sulfur and silicon is harmful to the epitaxial growth of ZnS, we did not find evidence that showed the crystal defects in the ZnS layers came directly from this chemical reaction. Because a ZnS compound source was used in this study, the presence of zinc
Appendix 55

is believed to have limited the chemical reaction between sulfur and silicon. More importantly, an arsenic overlay at the interface was found to have a passivating effect, and thereby, inhibited the adsorption and reaction of sulfur and zinc atoms with a Si(100) surface. This interracial overlayer of arsenic significantly improved the crystalline quality of ZnS films grown epitaxially on Si(100) surfaces.

ACKNOWLEDGMENTS

This work was supported in part under NSF Grant No. ECS-9306293, NASA Grant No. NAGW-1194, AFOSR/ARPA Grant No. F49620-96-C-0006, AFOSR Grant No. F49620-96-1-0242, Texas High Education Coordinating Board Grant No. ARP-999903-219, and TAMU/ERP Grant No. 95-54. The authors gratefully thank Robert Klima for his technical support and Robert T. Bate for useful discussions. The authors acknowledge helpful discussions with Dr. R. D. Bringans and Dr. L. T. Romano of Xerox Corp. The authors also acknowledge the generous assistance of Dr. M. Anthony, Dr. P. Chen, Dr. B. Gnade, and Dr. C. C. Cho, of Texas Instruments, in providing SIMS analysis, apparatus components, and helpful discussions. The authors acknowledge the Electron Microscopy Center of Texas A&M University for providing the TEM facilities.

20. (Unpublished).
Molecular beam epitaxy of BeTe on vicinal Si(1 0 0) Surfaces

Xiaochuan Zhou¹, Shan Jiang, Wiley P. Kirk*

NanoFAB Center, Engineering-Physics Building, Texas A&M University, College Station, Texas 77843-4242, USA

Abstract

BeTe was epitaxially grown on vicinal Si(1 0 0) substrates for the first time. Reflection high energy electron diffraction (RHEED) was used to study the initial growth mode and the surface structure. Transmission electron microscopy (TEM) was used to study the crystal quality. The material was grown on both bare and arsenic covered vicinal Si(1 0 0) surfaces. Smooth and well-ordered surface structures readily formed during the growth. Low stacking-fault densities were obtained in the BeTe epilayers. The potential applications of the new material are discussed briefly.

PACS: 81.15.Hi; 81.05.Dz; 81.05.Cy

1. Introduction

The growth of compound semiconductors on silicon substrates has been extensively studied as a means of integrating silicon-based electronic devices with compound-semiconductor-based optoelectronic devices [1]. Such studies were recently extended to the development of silicon-based quantum devices, in which silicon and compound semiconductors are both involved in bandgap tailoring [2]. The growth of II–VI compound semiconductors on Si(1 0 0) surfaces is unique because the interface charge problem can be eliminated by the use of a monolayer of group III or group V elements at the interface [3]. The use of an arsenic passivation layer was introduced by Bringans et al. for the purpose of growing ZnSe on Si(1 0 0) substrates [4]. We later used the arsenic passivation method to grow ZnS layers for the purpose of developing ZnS/Si double-barrier resonant-tunneling diodes, in which ZnS was used as a wide-bandgap tunneling barrier material [5, 6]. While the crystallinity of the ZnS and ZnSe layers was significantly improved by use of the arsenic passivation method, the problem of high stacking-fault densities in both layers remained. This has been attributed to the intrinsically low stacking-fault energies of ZnS and ZnSe materials [3]. We were, therefore, prompted to search for new semiconductor materials that have wide bandgaps, could be grown epitaxially on silicon substrates, and have high stacking-fault energies.

* Corresponding author. Fax: +1 409 845 2590. e-mail: kirk@nanofab.tamu.edu.
¹ Present address: Electronics Manufacturing Laboratory, University of Michigan, Ann Arbor, Michigan 48105-2551, USA.
The result of our search has focused on a group of beryllium-VI compound semiconductors, including BeS, BeSe, and BeTe. According to the literature, BeS, BeSe, and BeTe, all have zincblende crystal structures, with lattice constants of 4.8630, 5.1477, and 5.6269 Å, and bandgaps of 6.10, 4.50, and 2.7 eV, respectively [7-9]. Using a simple linear interpolation, we find that an alloy, BeSe\textsubscript{0.45}Te\textsubscript{0.55}, can be lattice matched to silicon with a bandgap of 3.51 eV. Therefore, the Be-VI compound semiconductors should make good candidates for our study.

Among the most important features of the Be-VI compound semiconductors is their low ionicities. According to Phillips [10], this group of compounds have the lowest ionicities among all II-VI compound semiconductors. As a matter of fact, according to the same reference, their ionicities are even lower than that of GaAs. In general, there is a strong correlation between the stacking-fault energy and the ionicity of III–V and II–VI compounds. For example, Takeuchi et al. [11] developed an empirical correlation between the stacking fault energy and the charge redistribution index of both II-VI and III-V compounds. The charge redistribution index measures the charge transfer accompanying the strain of the bond length and can be related to the Phillips’ ionicity according to Phillips and Van Vechten [12]. Using Takeuchi’s method, we calculated the stacking fault energies of the Be-VI compound semiconductors and plotted the results in Fig. 1 along with the experimental data of other II-VI and III-V compound semiconductors. According to this prediction, all three Be-VI compounds have high stacking-fault energies, which are interestingly even higher than that of GaAs.

The study of Be-VI semiconductors may also have an impact on the improvement of II–VI blue lasers [13]. The short lifetime problem of the present II–VI blue lasers arises from the ease with which crystal defects generate and propagate in ZnSe based materials [14,15] and this is believed to be the result of the weak ionic chemical bonds [16]. The source of the dislocations in the ZnSe-based laser structures has been identified with stacking faults that originate at the ZnSe/GaAs interface regions [14]. The lower ionicities, stronger chemical bonds, and higher stacking-fault energies of the Be-VI semiconductors may help to strengthen the II–VI laser materials and to increase the lifetimes of the laser devices. This concept is supported by a recent theoretical study of lattice elastic rigidity of II–VI semiconductor materials [17].

In this paper, we report initial results of molecular beam epitaxial growth and TEM studies of BeTe on vicinal Si(1 0 0) substrates.

2. Experimental procedure

Epitaxial growth was carried out in a Fisons VG-V80S MBE system. The system was equipped with an e-beam evaporator for silicon deposition and three effusion cells for Be, Te, and As sources. The MBE system was also equipped with a 15 keV RHEED system for surface structural studies and a Dycor M200 residual gas analyzer (RGA) for gas-phase composition analysis. The RGA was positioned in the line of sight of the substrate and had an orifice to confine the detection only to those atoms/molecules backscattered or desorbed from the substrate surface.

N-type vicinal Si(1 0 0) substrates with a 4° offcut towards [0 1 1] direction were used. The silicon
substrates were chemically cleaned using a peroxide cleaning procedure, which left surfaces covered with a thin layer of oxide formed in a HCl: H$_2$O$_2$: H$_2$O = 3:1:1 solution [18]. The substrates were annealed in the MBE preparation chamber at 870°C for 20 min and then transferred into the growth chamber. A 1000 Å thick silicon buffer layer was grown on each substrate at a temperature of 620°C to produce a smooth starting surface. Double stepped surfaces were obtained by annealing the substrate at 870°C and then gradually lowering the temperature to room temperature. RHEED patterns of single-domain 2 × 1 reconstructed Si(1 0 0) surfaces were observed.

Arsenic deposition on the silicon substrates was performed by using the procedures described by Bringans et al. [19]. Single-domain Si(1 0 0): As 2 × 1 and Si(1 0 0): As 1 × 2 reconstructed surfaces were obtained by depositing arsenic at an As$_4$-beam partial pressure of 1.5 × 10$^{-5}$ mbar and at substrate temperatures of 570°C and 0°C, respectively.

BeTe layers were grown in two steps. The first 50-100 Å thick layer was grown at a substrate temperature of 400°C and the remaining layer was grown at 500°C. The growth rate was 0.2–0.4 μm/h, and the Te$_2$/Be beam partial-pressure ratio was about 10. Since this work represents an initial effort, the growth conditions have by no means been optimized. The layer thickness and the growth rate was determined by using TEM. It was found that BeTe was somewhat air sensitive. After an extended exposure of a BeTe film to air, the film darkened in color. In order to protect the BeTe surfaces from contacting air, we deposited a 100–300 Å thick silicon-cap layer on top of the BeTe surface. According to the observation on Be-VI bulk materials by Yim et al. [8], BeSe and BeS are stable in air. Therefore, the formation of a ternary compound, such as BeSeTe and BeSTe, is expected to improve the stability in air.

Cross-sectional TEM samples were prepared by standard mechanical cutting, lapping and ion-milling procedures. To reduce the time of reaction with air, after ion milling, the samples were immediately transferred into a TEM system. All TEM micrographs were taken by using a JEOL 2010 microscope at 200 kV.

3. Results and discussions

3.1. BeTe growth on a bare Si(1 0 0) surface

RHEED was used to study the growth process during the BeTe growth on a bare Si(1 0 0) 2 × 1 surface, the first 100 Å of the growth was deposited in island-growth mode, as characterized by spotty RHEED patterns. Although the island-growth mode can be partially attributed to the lattice mismatch between BeTe and the silicon substrate, the main reason is the unfavorable interfacial chemistry. It is likely that the formation of an interface dipole between Si(1 0 0) and BeTe(1 0 0) prevented the formation of an abrupt interface [20]. This was demonstrated in our previous study of ZnS growth on Si(1 0 0) surfaces [5]. While ZnS and silicon are almost lattice-matched, the initial deposition was characterized as island growth.

As the BeTe film grew thicker, from about 100 to 150 Å up, streaky 2 × 1 RHEED patterns became apparent, indicating the formation of a smooth and well ordered surface. These RHEED patterns are not shown here because they are very similar to the ones shown in Fig. 2c and Fig. 2d for a BeTe layer grown on a Si(1 0 0): As 2 × 1 surface. The BeTe growth was conducted under a tellurium over-pressure condition, therefore the BeTe surface was tellurium rich and the 2 × 1 RHEED pattern was attributed to the formation of Te–Te dimers. We noted that the BeTe surface and the initial Si(1 0 0) substrate surface had the same 2 × 1 reconstruction. This indicates that the surface tellurium dimers have the same azimuthal orientation as that of silicon dimers on the substrate surface, both being parallel to the surface-step edges. Since, in silicon and zincblende crystal structures along the <1 0 0> directions, atoms in every two atomic layers have the same bond orientations, the atomic sequence at the BeTe/Si(1 0 0) interface must be –Si–Si–Be–Te–. In other words, the first layer on the Si(1 0 0) surface was beryllium. This is different from the interface structures of ZnS/Si(1 0 0) and ZnSe/Si(1 0 0), grown by molecular beam epitaxy. In those cases, due to the strong chemical adsorption of sulfur and selenium (group VI elements) on Si(1 0 0) surfaces, the first layers were dominantly sulfur and selenium [5, 4]. It is interesting to note that during our initial
growth of BeTe on a Si (1 0 0) surface, the tellurium shutter was actually opened first. The formation of Si–Be bonds implies a stronger adsorption of Be than Te on a Si(1 0 0) surface. A detailed study on the surface structure of Te adsorption on Si(1 0 0) 2 × 1 surfaces was performed by Higuchi et al. [21], who found that Te formed ordered phases up to one monolayer of coverage at 100°C. However, to our knowledge, no study of Be adsorption on Si(1 0 0) surfaces has yet performed.

3.2. BeTe growth on arsenic passivated Si(1 0 0) surfaces

On Si(1 0 0): As 2 × 1 and Si(1 0 0): As 1 × 2 reconstructed surfaces, BeTe growth exhibited a much improved initial growth mode, as compared with that on bare Si(1 0 0) 2 × 1 surfaces. Fig. 2(a), Fig. 2(b), and Fig. 3(a), Fig. 3(b) are the RHEED patterns of Si(1 0 0): As 2 × 1 and Si(1 0 0): As 1 × 2 surfaces, respectively. On a Si(1 0 0): As 2 × 1 surface, the As–As dimers are parallel to the surface-step edges, while on a Si(1 0 0): As 1 × 2 surface, the As–As dimers are perpendicular to the surface-step edges. On the two Si(1 0 0): As surfaces, we observed similar BeTe growth behavior. During the first one or two monolayers of BeTe growth, the RHEED patterns became diffused and lost reconstruction lines. However, from the third monolayer (about 8 Å) up, the RHEED patterns became streaky and contained reconstruction lines, implying the formation of smooth and ordered BeTe surfaces. It is interesting to note that the BeTe growth on the Si(1 0 0): As surfaces was neither in the Volmer–Weber growth mode (featured with initial three-dimensional growth) nor in the Stranski–Krastanov growth mode (featured with initial two-dimensional growth followed by the formation of three-dimensional islands). The diffused RHEED patterns at the very early stage of growth suggest that some initially adsorbed atoms do not occupy the exact epitaxial sites. However,
the surface quickly became smooth and well ordered after adding just a couple of monolayers of BeTe to the surface, a similar phenomenon was observed in our study of ZnS growth on Si(1 0 0) : As surfaces. The exact growth mechanism is yet to be understood.

The layer thickness in the initial growth period, as given above, is an estimate, and was derived from the growth time and the average growth rate. However, by using a residual-gas analyzer in front of the substrate, we detected the desorption of beryllium from the substrate during the growth even at a low growth temperature of 400°C. This indicates that the sticking coefficient for Be is less than one. We also observed a higher beryllium desorption, as measured by the Be partial pressure, at the beginning of the growth. While the partial-pressure transient might be attributed to the temperature change in the beryllium effusion cell after the shutter opening, we leave open the possibility that the observation was due to a transient in the growth rate during the initial growth period. In any case, it is reasonable to expect a difference in the sticking coefficient of beryllium on a Si(1 0 0) : As surface as compared to a BeTe surface. Since we observed higher Be desorption in the initial growth period, the actual growth-mode transition from a somewhat disordered deposition into a planar epitaxial growth could have occurred at a BeTe thickness less than 3 monolayers.

Shown in Fig. 2c, Fig. 2d, Fig. 3c and Fig. 3d are the RHEED patterns of BeTe layers grown on the Si(1 0 0) : As 2 × 1 and Si(1 0 0) : As 1 × 2 surfaces, respectively. These RHEED patterns indicate the formation of BeTe 2 × 1 and BeTe 1 × 2 reconstructed surfaces on the two Si(1 0 0) : As surfaces. As mentioned earlier, the BeTe surfaces were terminated with tellurium dimers. For the same reason as explained earlier, we find that the BeTe layers have the same Te-bond orientations as those of initial arsenic atoms, regardless of starting with a Si(1 0 0) : As 2 × 1 or a Si(1 0 0) : As 1 × 2 surface.
Secondary-ion-mass-spectroscopy (SIMS) profile analysis of these samples revealed the arsenic remained at the interface between BeTe and silicon. Therefore, our RHEED results in Figs. 2 and 3 suggest an interface sequence of \(-\text{Si-Si-As-B-Te}\), for the BeTe layers grown on the Si(1 0 0) : As surfaces. According to an electron-accounting argument, all atoms in this interface structure are fully coordinated, therefore no interfacial dipoles are present and the structure is energetically stable [4].

When compared with the growth of ZnS, ZnSe, and GaAs on silicon surfaces, BeTe exhibited unique growth behavior of easily forming smooth surfaces. During the ZnS and ZnSe growth on Si(1 0 0) surfaces, even with the arsenic passivation layers, it was difficult to produce smooth enough surfaces for the observation of surface reconstructions by using RHEED [2, 22]. In the case of GaAs growth on silicon substrates, according to our experience, three-dimensional growth continues for several hundred to even a thousand angstroms before the surface becomes smooth. BeTe has about the same lattice mismatch that GaAs has on silicon substrates. However, for the BeTe growth on Si(1 0 0) : As surfaces, after only about three monolayers of growth, the epitaxial surface became smooth enough to observe the streaky RHEED patterns of a reconstructed surface. Even on a bare Si(1 0 0) surface, as discussed earlier, the BeTe epitaxial film became smooth within about 100–150 Å of growth.

### 3.3. TEM results

Fig. 4 shows a cross-sectional micrograph of a BeTe layer grown on a bare vicinal Si(1 0 0) substrate. In the BeTe/Si-substrate interface region, we observed relatively high densities of misfit dislocations "M" and stacking faults "S". The misfit dislocations were expected because of the large lattice mismatch of 3.6% between BeTe and Si. As for the stacking faults, most of them were annihilated within 150 Å. This thickness relates closely to our RHEED observation that island growth prevailed during the initial growth until about 100–150 Å. Most likely the stacking faults were formed at the peripheries of the islands when the islands collided with each other. Very few stacking faults extended to the upper surface of the 1300 Å thick BeTe layer. We also note that the crystal defect structure of the BeTe layer, shown in Fig. 4, is significantly different from that of ZnS and ZnSe layers grown on the same type of bare vicinal Si(1 0 0) surfaces [3, 4]. In both ZnS and ZnSe, the crystal defects were mostly microtwins lying exclusively in one of the two \{1 1 1\} planes that are parallel with the surface-step edges. Although we observed the formation of microtwins in the BeTe layer, in high-resolution micrographs which are not shown here, we did not observe any anisotropy of the stacking faults and microtwins. This suggests a different nucleation mechanism occurred for the stacking fault formation. More importantly, the stacking-fault density in the upper portion of the BeTe layer, shown in Fig. 4, is about 2 to 3 orders of magnitude smaller than those in either ZnS or ZnSe layers of similar thickness grown on the same type of vicinal Si(1 0 0) surfaces.

Fig. 5 shows a cross-sectional TEM micrograph of a BeTe layer grown on a Si(1 0 0) : As 2 x 1 surface. This layer showed even more improved crystal quality over the one grown on a bare Si(1 0 0) 2 x 1 surface. Very few stacking faults "S" can be observed in the region close to the epilayer/substrate interface. In this micrograph, we do not observe any stacking faults extending into or
emerging from the upper portions of the layer. The stacking fault density in a BeTe layer grown on a Si(1 0 0): As 2 × 1 surface averages about one quarter to one tenth of that in the BeTe layer grown on a bare Si(1 0 0) 2 × 1 surface. This demonstrates the effectiveness of the arsenic passivation method. Our TEM study of a BeTe layer grown on a Si(1 0 0): As 1 × 2 surface revealed similar crystal characteristics as the one shown in Fig. 5. We also compared the stacking fault density in the BeTe layers grown on Si(1 0 0): As surfaces with that of ZnS layers of similar thickness grown on similarly prepared Si(1 0 0): As surfaces [3]. We found about 100 times fewer stacking faults in the BeTe layers than in the ZnS layers. From Fig. 5 we also found that all the misfit dislocations “M” are confined to the epilayer/substrate interface with no threading dislocations observed, indicating a threading dislocation density below approximately 10⁷ cm⁻².

The TEM results in Figs. 4 and 5 establish that BeTe has a low tendency to form stacking faults. This finding is consistent with our prediction of a high stacking fault energy for the material, as shown in Fig. 1. With the optimization of the growth conditions, further improvement of the crystal quality can be expected.

The demonstration of high-quality BeTe layers grown on Si(1 0 0): As surfaces opens up the possibility for many applications. In addition to the ones mentioned in the introduction, the material can also be used as a template or as an interlayer for the epitaxial growth of other compound semiconductors on silicon substrates. According to our estimation shown in Fig. 1, BeSe and BeS also have high stacking fault energies. Therefore, it is reasonable to expect that high crystal-quality layers of the alloys of these Be-VI compounds can be grown epitaxially on silicon substrates. These alloy layers could then form the epitaxial templates of a wide range of lattice constants.

4. Conclusions

BeTe was shown to form high-quality epitaxial layers of low stacking fault densities on Si(1 0 0) substrates. On arsenic passivated Si(1 0 0) surfaces, a two-dimensional growth mode prevailed in the early growth stages in spite of a large lattice mismatch between BeTe and the silicon substrate. This study, therefore, provides a basis for the study of material fabrication and device development involving epitaxially grown Be-VI compound semiconductors.

Acknowledgements

This work was supported in part by Texas High Education Coordinating Board ARP-99903219, NSF ECS-9306293, and AFOSR/ARPA AF9620-96-C-0001. We are grateful to Robert Klima for his technical support. We acknowledge helpful discussions with Drs. R.D. Bringans of Xerox Corp. We acknowledge the Electron Microscopy Center of Texas A&M University for providing TEM facilities.

References

Appendix 56