NATIONAL AIR INTELLIGENCE CENTER

DESIGN OF PHASE QUANTIZATION DIGITAL RADIO FREQUENCY MEMORIES

by

Zhou Goufu, Ji Guoliang

Approved for public release: distribution unlimited
HUMAN TRANSLATION

NAIC-ID(RS)T-0379-95  29 September 1995

MICROFICHE NR: 95 000 607

DESIGN OF PHASE QUANTIZATION DIGITAL RADIO FREQUENCY MEMORIES

By: Zhou Goufu, Ji Guoliang

English pages: 9

Source: Unknown; pp. 27-31

Country of origin: China
Translated by: Leo Kanner Associates
F33657-88-D-2188

Requester: NAIC/TAEC/Frank Scenna
Approved for public release: distribution unlimited.

PREPARED BY:

TRANSLATION SERVICES
NATIONAL AIR INTELLIGENCE CENTER
WPAFB, OHIO
GRAPHICS DISCLAIMER

All figures, graphics, tables, equations, etc. merged into this translation were extracted from the best quality copy available.
DESIGN OF PHASE QUANTIZATION DIGITAL RADIO FREQUENCY MEMORIES
Zhou Goufu and Ji Guoliang
China Electronics System Engineering Company,
Beijing 100083

Abstract: This paper discusses the designs of the resistor-loop phaseshifter, input encoder, and output decoder used in a phase quantization digital radio frequency memories (DRFM), and analyzes the relationship between instantaneous bandwidth and sampling frequency of the phase quantization DRFM. The results show that the instantaneous bandwidth of the phase quantization DRFM is equal to, in numeral, the sampling frequency, which is the same as the I, Q double-channel amplitude quantization DRFM.

Keywords: Digital radio frequency memory, Phase quantization, Electronic warfare, Deception jammer, Computer simulation.

I. Introduction

As one of the key techniques of modern electronic warfare systems, the digital radio frequency memory (DRFM) technique began in the early seventies. After nearly two decades' efforts, the system has undergone great development with applications in many electronic warfare systems [1]. When designing DRFM systems, to overcome shortcomings of amplitude quantization DRFM (to eliminate the number of quantization digits, the properties of parasitic signals are sensitive to amplitude variation of
input signals), researchers proposed a phase quantization method. Based on the phase (not amplitude) of the input signal, quantization of the signal is carried out. The greatest advantage is that theoretically, the power level of the parasitic signals in the output signal is not affected by the input signal amplitude, therefore there is a great dynamic range of the signals.

As regards to the problem of executing the properties of phase quantization DRFM, and three-digit phase quantization DRFM, more detailed research was undertaken in the current literature [2, 3]. As a continuation of the above-cited work, this paper further penetratingly and systematically studies the problem of executing phase quantization DRFM.

II. Realization of 3-Digit Phase Quantization DRFM

From [3], we can obtain the block diagram as shown in Fig. 1 in executing the phase quantization DRFM. In the problem of executing comparators and adders, detailed presentations were given in [3]. So this paper does not repeat it. In the following, mainly the problems of executing compilers and decoders are presented.

In the 3-digit phase quantization DRFM, since the output from the comparator is 4-bit data flow (expressed, respectively, as \( l_0 = \text{sgn} (\cos(\theta)) \), \( l_1 = \text{sgn} (\cos(\theta - 45^\circ)) \), \( l_2 = \text{sgn} (\sin(\theta)) \), \( l_3 = \text{sgn} (\cos(\theta + 45^\circ)) \)). In the data flow, only eight states are affected, and there are another eight complement-states. To reduce the memory capacity requirement, compilation can be conducted on comparator output to 4-bit data flow converted to 3-bit data flow. Correspondingly,
to obtain the required 4-bit data flow of the adder, after the data is removed from RAM, the data should be passed through a decoder to restore the 3-bit data flow into the original 4-bit data flow.

To carry out the functions of compiler and decoder, various multiple schemes can be applied, mainly determined by the extent of difficulties of circuit execution. Below is given a scheme for selection. The conversion relationship between the input compiler and output decoder is (refer to Table 1):

\[ \begin{align*}
Q_2 &= I_0 \\
Q_1 &= I_2 \\
Q_0 &= I_1 + I_3 \\
I_0 &= Q_2 \\
I_1 &= Q_1 \\
I_3 &= Q_0 + Q_2 + Q_3 + Q_4 + Q_5 + Q_6 + Q_7 + Q_8
\end{align*} \]

III. Execution of Multiple-digit Phase Quantization DRFM

Compared with 3-digit phase quantization, execution of multiple-digit phase quantization DRFM is much more complicated, mainly shown in the generation of comparator input signals, and the design of compiler/decoder.
1. Generation of comparator input signals

In the three-digit phase quantization system, the comparator input signal can be taken directly from I, Q as well as -I and -Q. However, when the number of quantization digits is greater than 3, the simple combinations of I, Q, as well as -I, -Q cannot be used to indicate the input signal of the comparator. Then the resistor-loop phase shifting method as presented below can be applied.

In this method, as shown in Fig. 2, the I, Q, -I and -Q signals are applied, respectively, at the four vertices of the resistor loop. However, the comparator input signals are taken

<table>
<thead>
<tr>
<th>( Q_0 )</th>
<th>( Q_1 )</th>
<th>( Q_2 )</th>
<th>( I_0 )</th>
<th>( I_1 )</th>
<th>( I_2 )</th>
<th>( I_3 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

from the \( 2^{n-1} \) (here, \( n \) is the number of quantization digits) paired nodal points. Fig. 2 (a) and 2 (b) show, respectively, the structure of resistor-loop in the case of 3-digit quantization and 4-digit quantization.

As shown in Fig. 2, in the resistor-loop phase shifter, the number of resistors in each arm is \( 2^{n-2} \). Because of symmetry, the number of resistors used for different resistance values is \( 2^{n-1} \).
Let \( R = \sum R_i \), it is easy to derive the following working formula for various resistance values:

\[
R_i = \frac{2R}{1 + \cot(i\theta)} - \sum_{j=1}^{i-1} R_j \quad (i = 1, 2, 3, \ldots, N)
\]  \quad (1)

In the equation, \( \theta = 45^\circ / N \), \( N = 2^{n-1} \). When the number of quantization digits is between 2 and 4, the calculation result of Eq. (1) is shown in Table 2.

![Diagram of resistor-loop phase shifter](image)

(a) 3 位量化  
(b) 4 位量化

**Fig. 2. Resistor-loop phase shifter**  
**KEY:** (a) - 3-digit quantization  
(b) - 4-digit quantization

2. Designs of compiler/decoder

Corresponding to \( n \)-digit phase quantization, there are \( 2^n - 1 \) comparators, corresponding to \( 2^n \) phases. Therefore, it is actually required to have the number of digits for storage to be \( n \), not \( 2^n - 1 \). Thus, at the comparator input and output terminals of memory, a compiler and decoder of \( 2^n - 1 \) to \( n \) digits, and \( n \) to \( 2^n - 1 \) are, respectively, required in order to have the \( n \)-digit memory and the \( 2^n - 1 \) comparator be matched with the adder. In the
foregoing, there is the scheme for the execution of the compiler/decoder required in 3-digit phase quantization DRFM. By using a similar method, we can discover the scheme for executing the compiler/decoder required to execute multiple-digit quantization, but only more complicated. Therefore, no further description is made.

TABLE 2. Selection of Various Resistance Values in Resistor Loop

<table>
<thead>
<tr>
<th>$n$</th>
<th>$R_1$</th>
<th>$R_2$</th>
<th>$R_3$</th>
<th>$R_4$</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>0.586</td>
<td>0.414</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>0.332</td>
<td>0.254</td>
<td>0.215</td>
<td>0.199</td>
</tr>
</tbody>
</table>

KEY: 1 - (Normalization with respect to $R = R_1 + R_2 + \cdots + R_4^{n-1}$)
2 - Number of quantization digits
3 - resistance values

IV. Relationship Between Instantaneous Bandwidth and Sampling Rate

As is well known, in the amplitude quantization DRFM system the sampling rate can be reduced by one-half compared with that of a single channel [4], to a certain instantaneous bandwidth, by processing the I and Q dual channel. Naturally, we would ask whether there is the same property as in amplitude quantization as dual channel processing is adopted in the phase quantization DRFM system. This is a problem of concern to all, and also a problem that should be solved before designing the phase
quantization DRFM. Our answer is definite to this problem. Based on reference [4], we can consider the signal previously obtained as the I-channel signal (indicated by $I_0$, $I_1$, $I_2$, and $I_3$) and its $90^\circ$ phase-shifting signals can be indicated by $I_2$, $-I_3$, $-I_0$, and $I_1$ as the Q-channel signals. Through orthogonal modulation, we can obtain a similar relationship between the instantaneous bandwidth and sampling rate in the dual-channel amplitude quantization DRFM. As shown in Figs. 3 and 4, the computer simulation results of the 3-digit quantization DRFM system also verified this point.

The following parameters were selected in the computer simulation process: pulse width $\tau=1\mu$s and sampling frequency $f_s=100$MHz. In Fig. 3, the input signal frequency $f=77$Mhz; three sets of curves indicate signal waveforms in the range, respectively, 0 to $0.1\mu$s, 0.45 to $0.55\mu$s, and 0.9 to $1.0\mu$s. In these curves, the first in each curve set is the output duplicating signals; and the second is the inputted original signals. The simulation results are shown in Fig. 4 for the case when the input signal frequency is 92MHz.

Fig. 3. Simulation results of 3-digit phase quantization DRFM ($\tau=1\mu$s, $f_s=100$MHz, $f=77$MHz)

\[\text{Fig. 3. Simulation results of 3-digit phase quantization DRFM (}$\tau=1\mu$s, $f_s=100$MHz, $f=77$MHz)\]
V. Conclusions

The paper discusses the problem of execution relating to phase quantization DRFM, and proposes a method of using resistor loop-phase shifters to generate the comparator input signals, and presents input compiler and output decoder of 3-digit phase quantization DRFM. The paper verified the relationship between the instantaneous bandwidth and sampling rate in phase quantization DRFM; verification was obtained by computer simulation. The following conclusions can be obtained from an analysis of the paper and by referring to other literature.

Fig. 4. Simulation of results of 3-digit phase quantization DRFM
(τ=1μs, f_i=100MHz, f=92MHz)

(1) By using the phase quantization method, the same instantaneous bandwidth of I and Q dual-channel amplitude quantization can also be obtained. In other words, this is numerically equal to the sampling frequency, but not one-half of the sampling frequency.

(2) Inherently, the power level of the parasitic signal of the output signal in phase quantization DRFM is not related to
the input signal amplitude. Therefore, the signal has great
dynamic range.

(3) For 3-digit phase quantization DRFM, except for the two
points mentioned above, since only four comparators are required,
and since there is no requirement for resistor-loop phase shifter
network, and the compilers/decoders are relatively simpler,
therefore this is relatively easier to carry out. This is a
scheme that can be selected at present to develop the DRFM
products.

In addition, it is required to explain that for a 3-digit
phase quantization system, when the requirements on memory
capacity are not strict, it also can directly store the output
4-bit signal from the comparator, thus not requiring
compiler/decoder, thereby simplifying the circuitry design.

The paper was received for publication on September 16,

REFERENCES

## DISTRIBUTION LIST

### DISTRIBUTION DIRECT TO RECIPIENT

<table>
<thead>
<tr>
<th>ORGANIZATION</th>
<th>MICROFICHE</th>
</tr>
</thead>
<tbody>
<tr>
<td>BO85 DIA/RIS-2FT</td>
<td>1</td>
</tr>
<tr>
<td>C509 BALLOCS509 BALLISTIC RES LAB</td>
<td>1</td>
</tr>
<tr>
<td>C510 R&amp;T LABS/AVEADCOM</td>
<td>1</td>
</tr>
<tr>
<td>C513 ARRADCOM</td>
<td>1</td>
</tr>
<tr>
<td>C535 AVRADCOM/TSARCOM</td>
<td>1</td>
</tr>
<tr>
<td>C539 TRAGANA</td>
<td>1</td>
</tr>
<tr>
<td>Q592 FSTC</td>
<td>4</td>
</tr>
<tr>
<td>Q619 MSIC REDSTONE</td>
<td>1</td>
</tr>
<tr>
<td>Q008 NTIC</td>
<td>1</td>
</tr>
<tr>
<td>Q043 AFMIC-IS</td>
<td>1</td>
</tr>
<tr>
<td>E404 AEDC/DOF</td>
<td>1</td>
</tr>
<tr>
<td>E410 AFDIC/IN</td>
<td>1</td>
</tr>
<tr>
<td>E429 SD/IND</td>
<td>1</td>
</tr>
<tr>
<td>F005 DOE/ISA/DDI</td>
<td>1</td>
</tr>
<tr>
<td>1051 AFIT/LDE</td>
<td>1</td>
</tr>
<tr>
<td>F090 NSA/CDB</td>
<td>1</td>
</tr>
</tbody>
</table>

Microfiche Nbr: FTD95C000607
NAIC-ID(PS)T-0379-95