Contents

Chairs' Message.............................................................................................................................. vii
Program Committee........................................................................................................................ viii

Invited Talk: Nancy Leveson, University of Washington
Software Safety

Session I: Operating Systems I
Chair: Karsten Schwan, Georgia Tech.

Predictable Spin Lock Algorithms with Preemption................................................................. 2
Hiroaki Takada and Ken Sakamura
User-Level Real-Time Threads................................................................................................. 7
Shuichi Oikawa and Hideyuki Tokuda
Experience with a Prototype of the POSIX “Minimal Realtime System Profile”............. 12
T.P. Baker, Frank Mueller, and Viresh Rustagi

Session II: Scheduling I
Chair: Ted Baker, Florida State

An End-to-End Approach to Schedule Tasks with Shared Resources in
Multiprocessor Systems............................................................................................................. 18
Jun Sun, Riccardo Bettati, and Jane W.-S. Liu
N.C. Audsley, R.I. Davis, A. Burns, and A.J. Wellings
A Linear-Time Online Task Assignment Scheme for Multiprocessor Systems .................. 28
Almut Burchard, Yingfeng Oh, Jörg Liebeherr, and Sang H. Son

Session III: General
Chair: Mike Jones, Microsoft

Constructing a Heterogeneous Real-Time System................................................................. 34
Sias Mostert
Using SDL in Embedded Systems Design: A Tool for Generating Real-Time OS pSOS-Based
Embedded Systems Applications Software............................................................................. 39
Ye Huang and Michael Hughes
Practical Formal Development of Real-Time Systems............................................................. 44
Steven Bradley, William Henderson, David Kendall, and Adrian Robson
Real-Time Communication in FDDI-Based Reconfigurable Networks............................ 49
Wei Zhao, Amit Kumar, Gopal Agrawal, Sanjay Kamat,
Nicholas Malcom, and Biao Chen

Panel: Real-Time Education
Chair: Wei Zhao, Texas A & M
Session IV: Timing Analysis
Chair: Stuart Faulk, SPC

Correlation Analysis Techniques for Refining Execution Time Estimates of Real-Time Applications ................................................................. 54
Rajiv Gupta and Prabha Gopinath

Issues of Advanced Architectural Features in the Design of a Timing Tool ................................................................................................. 59
Byung-Do Rhee, Sung-Soo Lim, Sang Lyul Min, Chang Yun Park, Heonshik Shin, and Chong Sang Kim

Timing Analysis of Superscalar Processor Programs Using ACSR ........................................................................................................ 63
Jin-Young Choi, Insup Lee, and Inhye Kang

Session V: Scheduling II
Chair: Hide Tokuda, CMU

Task Scheduling for Real-Time Multi-Processor Simulations ........................................................................................................ 70
Gaetano Borriello and Daniel M. Miles

Successful Use of Rate Monotonic Theory on a Formidable Real Time System .................................................................................... 74
Larry Doyle and Jon Elzey

Temporal Protection in Real-Time Operating Systems ........................................................................................................ 79
Cliff Mercer, Ragunathan Rajkumar, and Jim Zelenka

Panel: Real-Time Bench Marks
Chair: Karsten Schwan, Georgia Tech

Session VI: Operating Systems II
Chair: Keith Marzullo, UCSD

On Latency Management in Time-Shared Operating Systems ........................................................................................................ 86
Kevin Jeffay

An Argument for a Runtime Layer in SPARTA Design ........................................................................................................ 91
Robert W. Wisniewski and Christopher M. Brown

Real-Time Platforms and Environments for Time Constrained Flexible Manufacturing ........................................................................ 96
J.A. Stankovic, Krithi Ramamritham, and Goran Zlokapa

Session VII: Concurrency Control
Chair: Vic Wolfe, U. Rhode Island

A Mixed Locking/Abort Protocol for Hard Real-Time Systems ........................................................................................................ 102
LihChyun Shu and Michal Young

Window-Consistent Replication for Real-Time Applications ........................................................................................................ 107
Jennifer Rexford, Ashish Mehra, James Dolter, and Farnam Jahanian

Using Data Similarity to Achieve Synchronization for Free ........................................................................................................ 112
Tei-Wei Kuo and Aloysius K. Mok

Panel: If Scheduling Is So Important, Why Aren’t Folks Beating a Path to Our Door?
Chair: Kevin Jeffay, University of North Carolina

Author Index ....................................................................................................................................................................................... 117
Chairs’ Message

The IEEE Workshop on Real-Time Operating Systems and Software is a forum that covers recent advances in real-time computing — a field that is becoming an essential part of computer science and engineering. It brings together practitioners and researchers from academia, industry, and government, to explore the best current ideas on real-time software and operating systems, and to evaluate the maturity and directions of real-time system technology. As the demand for the functionalities and reliabilities of real-time systems continue to grow, our intellectual and engineering abilities are being challenged to come up with practical solutions to the problems faced in design and development of complex real-time systems.

The interest in this important topic is confirmed by the high number of quality submissions. Following the tradition of previous RTOSS workshops, parallel sessions are avoided in order to give participants the opportunity to be involved in interactions with speakers and panelists, and to exchange opinions with all other participants. As a consequence, many good position papers had to be rejected.

The technical program covers a wide range of issues, such as scheduling, operating systems, communications, timing analysis, system design, concurrency control, and formal methods. Besides the various sessions, the program includes three panel sessions to address important issues on real-time programming languages, education, and real-time scheduling. In addition, Nancy Leveson from the University of Washington will deliver an invited talk on software safety.

Many people worked hard to make this year’s RTOSS workshop a success. The Program Committee members carefully reviewed and discussed every submitted paper, and made the difficult decisions on which papers to accept. We also would like to thank the authors of all the submitted papers. Special thanks go to Alicen Smith for managing the administrative activities, and Bob Werner of the IEEE Computer Society for the publication of this proceedings. Finally, we are grateful to the IEEE Computer Society Technical Committee on Real-Time Systems, the Office of Naval Research, and the Departments of Computer Science at the University of Virginia and the University of Washington.

Welcome to Seattle!

Sang H. Son, General Chair
University of Virginia

Alan Shaw, Program Chair
University of Washington
Program Committee

Eleventh IEEE Workshop on
Real-Time Operating Systems and Software

General Chair
Sang H. Son
Department of Computer Science
University of Virginia
Charlottesville, VA 22903 USA
phone: (804) 982-2205
fax: (804) 982-2214
son@virginia.edu

Program Chair
Alan C. Shaw
Department of Computer Science and Engineering FR-35
University of Washington
Seattle, WA 98195 USA
phone: (206) 543-9298
fax: (206) 543-2969
shaw@cs.washington.edu

Program Committee
Ted Baker, Florida State University
Stuart Faulk, Software Productivity Consortium
Mike Jones, Microsoft Corporation
Luqi, U.S. Naval Postgraduate School
Keith Marzullo, UC San Diego
Karsten Schwan, Georgia Tech
Hideyuki Tokuda, Carnegie Mellon University
Wei Zhao, Texas A&M University

viii
Session I: Operating Systems I

Chair: Karsten Schwan
Georgia Tech.
Predictable Spin Lock Algorithms with Preemption

Hiroaki Takada and Ken Sakamura

Department of Information Science, Faculty of Science, University of Tokyo
7-3-1, Hongo, Bunkyo-ku, Tokyo 113, Japan

Abstract

Both predictable interprocessor synchronization and fast interrupt response are required for real-time systems constructed using asymmetric shared-memory multiprocessors. This paper points out the problem that conventional spin lock algorithms cannot satisfy both requirements at the same time. To solve this problem, we have proposed an algorithm which is an extension of queueing spin locks modified to be preemptable for servicing interrupts \[1\]. In this paper, we propose an improved algorithm that minimizes the recovering overhead from an interrupt service. We also demonstrate that the proposed algorithms have required properties through performance measurement.

1 Introduction

In many applications of high performance real-time systems, a large number of external devices such as sensors, actuators, and network controllers are connected to a system and the system is required to respond to the external events from the devices within predefined and usually short time-bounds. To meet this requirement, asymmetric multiprocessors in which each device is handled by a fixed processor are often adopted.

In order to realize real-time systems using shared-memory multiprocessors, predictable interprocessor synchronization mechanisms are of primary importance. In addition to adopting a real-time scheduling algorithm with resource constraints or a real-time synchronization protocol, the execution time of the underlying mutual exclusion mechanism using spin locks must be bounded\(^1\).

In asymmetric shared-memory multiprocessors, each processor is required to achieve fast and predictable response to interrupt requests, because external events are notified to each processor in the form of interrupts. However, each processor cannot respond to external interrupts in short latency with conventional bounded spin lock algorithms.

To solve this problem, we have proposed an algorithm which is an extension of queueing spin locks modified to be preemptable for servicing interrupts \[1\]. With the algorithm, an upper bound on the time to acquire and release an interprocessor lock can be given when no interrupt request occurs, and fast response to interrupt requests is achieved. However, the algorithm has a shortcoming that a processor possibly has to re-execute the lock acquiring routine from the beginning after it services an interrupt request. In schedulability analysis, this re-execution overhead must be added to the interrupt service time.

In this paper, we propose an improved algorithm that minimizes this overhead. We also demonstrate that the proposed algorithms have required properties through performance measurement.

2 Spin locks and interrupt latency

In this paper, we assume that atomic read-modify-write operations on a single word of shared memory (e.g. test_and_set, fetch_and_store (swap), fetch_and_add, and compare_and_swap) are supported in hardware.

In order to bound the time until a processor acquires an interprocessor lock, the duration that each processor holds the lock must be bounded as well as the number of contending processors that the processor must wait for. The latter condition can be met with ticket locks or queueing locks \([2]\), with which the turn that a processor acquires a lock is determined when it begins waiting for the lock. To satisfy the former condition, the relationship with interrupt services must be considered.

In asymmetric multiprocessor systems, interrupt services for external devices are requested for each processor. When multiple devices are connected to a processor, interrupt requests from them are usually raised independently and the maximum time to service all of the requests becomes unbounded or very long. Consequently, in order to give a practical bound on the duration that a processor holds a lock, interrupt services should be inhibited for that duration.

On the other hand, in order to realize a system with fast response to external events, each processor must be able to service external interrupts with short latency time. Particularly, when the scalability of the system is an impor-
tant issue, the worst-case interrupt latency should be given independently of the number of processors in the system.

Here a problem arises in deciding whether interrupts should be disabled first or an interprocessor lock should be acquired first. When acquiring an interprocessor lock precedes disabling interrupts, interrupts may be serviced while the processor holds the lock, and the condition that interrupt services should be inhibited while a processor holds a lock is not satisfied. If acquiring a lock follows disabling interrupts, on the other hand, the interrupt mask time includes the time to acquire the lock and its upper bound heavily depends on the number of processors.

One method to solve this problem is the following. The processor first disables interrupts and tries to acquire the lock. If it fails to acquire the lock, the processor probes interrupt requests before it retries to acquire the lock. When interrupt requests are detected, it suspends trying to acquire the lock, enables interrupts, and services them.

Test-and-set locks can be extended easily with this method. Ticket locks and queueing locks, on the other hand, cannot be extended similarly.

3 Queueing locks with preemption

In all spin lock algorithms that can give an upper bound on the time until a processor acquires a lock, a processor modifies some shared variable and reserves its turn to acquire the lock when it begins waiting for the lock. When its turn comes, the lock is passed to the processor by another. If the processor simply branches to an interrupt handler while waiting for the lock, it cannot begin to execute the critical section immediately after the lock is passed to the processor, and makes the contention processors wait wastefully until the interrupt service is finished.

Consequently, when a processor begins to service interrupts while waiting for a lock, it must inform others that it is servicing interrupts and should not be passed the lock. The processor trying to release the lock checks if the preceding processor is servicing interrupts. If the preceding one is found to be servicing interrupts, its turn to acquire the lock is canceled or deferred, and the lock is passed to the next in line.

3.1 Original algorithm

We have applied the above scheme to the MCS lock, a list-based queueing lock algorithm [2], and proposed a queueing lock algorithm with preemption [1]. Some other spin lock algorithms can be extended similarly. Recently, R. W. Wisniewski et al. have proposed a similar algorithm for improving the average performance of multiprogrammed (non-real-time) systems [3]. Craig's algorithm can also support the same preemption scheme [4].

In the algorithm, if the processor trying to release the lock ($P_0$) finds that the succeeding processor ($P_1$) is servicing interrupts, $P_0$ denies $P_1$ from the waiting queue and passes the lock to a successor of $P_1$. When only $P_1$ is waiting for the lock, $P_0$ makes the waiting queue empty. $P_0$ informs $P_1$ that $P_1$ is dequeued using a shared variable. When $P_1$ finishes the interrupt service, it checks whether it has been dequeued during the interrupt service or not. If it has been dequeued, it re-executes the lock acquiring routine from the beginning. Otherwise, it resumes waiting for the lock.

When a processor is dequeued and re-executes the lock-acquiring routine, the waiting time after the processor first links itself to the queue until it branches to the interrupt handler is wasted. When the schedulability of the system is analyzed, this re-execution overhead should be added to the interrupt service time. Below, we present an improved algorithm which is devised to reduce this overhead.

3.2 Improved algorithm

The re-execution overhead can be reduced with the following method. When the processor releasing the lock ($P_0$) finds that the succeeding processor ($P_1$) is servicing interrupts, $P_0$ leaves $P_1$ in the waiting queue instead of dequeuing it. $P_0$ removes the processor to which to pass the lock from the queue using the method adopted in the prioritized queueing spin lock appeared in [5]. When $P_1$ finishes interrupt services, it simply resumes waiting for the lock in its original position. Therefore, the overhead which must be added to the interrupt service time in schedulability analysis is minimized.

A difficulty occurs when all processors in the waiting queue are servicing interrupts. To handle this situation, a global lock flag is introduced. If the processor trying to release the lock finds that all processors in the queue are servicing interrupts, it sets the global lock flag. A processor returning from interrupt services tries to get the global lock with the same method as with test-and-set locks. If it succeeds getting the lock, it removes itself from the waiting queue. As the processor needs to know the top processor in the queue to remove itself, the processor releasing the global lock must pass the information in some shared variable. It is also necessary for a processor to check the global lock flag once, after it links itself at the end of the queue, because it is possible that all the processors in the queue are servicing interrupts and the global lock is set.

Pseudo-code for the improved algorithm appears in Fig. 1 and 2. In these figures, the keyword shared indicates that only one instance of the variable is allocated and shared in the system. Other variables are allocated for each processor and located in its local memory. The right hand side of the and operator is assumed to be evaluated only if its left hand side is true. Fetch_and_store reads the memory addressed by the first parameter, returns the contents of the memory as its value, and atomically writes the second parameter to the memory. CAS, the abbreviation of compare_and_swap, first reads the memory pointed to by the first parameter and compares its contents
type qnode = record
  next, prev: pointer to qnode;
  locked: (Released, Locked, Preempted, Dequeueing)
end;

procedure dequeue(entry, pred, top: pointer to qnode)
  var succ: pointer to qnode;
  succ := entry->next;
  if succ=NIL then
    repeat succ := entry->next until succ<>NIL.
    end;
  pred->next := succ;
  succ->prev := pred;
  release:
  entry->next := top;
  entry->locked := Released
end;

Fig. 1: Improved algorithm (1)

The effectiveness of the two queueing spin lock algorithms with preemption, the original one in [1] (called QL/P1, in this section) and the improved one presented in Fig. 1 and 2 (QL/P2), are examined through performance evaluation. The performance of the algorithms is compared with the MCS lock without inhibiting interrupts (QL/ei), the MCS lock during interrupts inhibited (QL/di), and the global lock flag and as the variable to pass the top processor of the waiting queue. An exponential backoff scheme is adopted to get the global lock in this code to reduce the number of shared-bus transactions. Two constant parameters $\alpha$ and $\beta$ should be tuned for each target hardware and application.

Though there are two non-local spins (marked with #) in this pseudo-code, both of them continue during the transient state after another processor writes the pointer to its queue node to L.last (successful execution of the fetch_and_store operation marked with (1)) and until it writes non-NIL value to the next field of its predecessor (marked with (2)), and their effect is not significant.

We have adopted the MCS lock as the base algorithm in this section. The FIFO version of Craig's algorithm [4] can be extended similarly.

4 Performance evaluation

The effectiveness of the two queueing spin lock algorithms with preemption, the original one in [1] (called QL/P1, in this section) and the improved one presented in Fig. 1 and 2 (QL/P2), are examined through performance evaluation. The performance of the algorithms is compared with the MCS lock without inhibiting interrupts (QL/ei), the MCS lock during interrupts inhibited (QL/di), and the global lock flag and as the variable to pass the top processor of the waiting queue. An exponential backoff scheme is adopted to get the global lock in this code to reduce the number of shared-bus transactions. Two constant parameters $\alpha$ and $\beta$ should be tuned for each target hardware and application.

Though there are two non-local spins (marked with #) in this pseudo-code, both of them continue during the transient state after another processor writes the pointer to its queue node to L.last (successful execution of the fetch_and_store operation marked with (1)) and until it writes non-NIL value to the next field of its predecessor (marked with (2)), and their effect is not significant.

We have adopted the MCS lock as the base algorithm in this section. The FIFO version of Craig's algorithm [4] can be extended similarly.
and the test-and-set lock with preemption with constant delay (T&S/P)\(^2\).

### Evaluation environment

We have used a shared-bus multiprocessor system for the evaluation. The shared bus is based on the VME-bus specification, and each processor node consists of a 20 MHz GMICRo/200 microprocessor, which is rated at approximately 10 MIPS, 1 MB of local memory, and some I/O interfaces. The local memory can be accessed from other processors through the shared bus. No cache memory is equipped. The program code and the data area for each processor are placed in the local memory of the processor. Global shared data (e.g., L in Fig. 1) is placed in the local memory of the master processor, which does not execute spin locks.

The GMICRo/200 microprocessor supports the compare_and_swap instruction but not fetch_and_store. In our experiments, the fetch_and_store operation was emulated using the compare_and_swap instruction and a retry loop. As the VMEbus has only four pairs of bus request/grant lines, processors are classified into four classes by the bus request line they use. The round-robin arbitration scheme is adopted among classes and the static priority scheme is applied among processors belonging to the same class.

### Measurement method

Each processor executes the code presented in Fig. 3 while periodic interrupt requests are raised on the processor. The execution time of a critical region (the region between \(1\) and \(2\) in Fig. 3) is measured for each execution, and its distributions when the processor services no interrupt request during the region and when it services an interrupt are collected. The interrupt latency is also measured for each interrupt service and its distribution is obtained.

Inside the critical section, a processor accesses the shared bus some number of times (for making the effect of bus traffic explicit) and waits for a while using empty loops. Without spin locks, the execution time of the critical region is about 40 \(\mu s\) including some overhead for obtaining the execution time of the region. In order to change timing conditions, each processor waits for a random time before it re-enters the critical region (random_delay in Fig. 3). The average time of the random delay is about 40 \(\mu s\).

Empty loops are also included in the interrupt handler in addition to the routine for obtaining interrupt latency time. The total execution time of the interrupt handler is about 80 \(\mu s\). The period of interrupt requests is about 5 ms. The exact length of the period is varied in 0–2\% for each processor.

### Performance metric

In real-time systems, the effectiveness of algorithms should not be evaluated with their average performance but with their worst-case execution (or response) times. However, in the case of spin lock algorithms, worst-case times cannot be obtained through experiments because of unavoidable non-determinism in multiprocessor systems. Therefore, in place of worst-case times, we have adopted \(p\)-reliable times, the time within which a processor finishes executing a critical region (or responds to an interrupt request) with probability \(p\), as a performance metric. In the following section, we show the evaluation results when \(p\) is 0.999 (i.e., 99.9\%).

### Evaluation results

Fig. 4 presents the 99.9\%-reliable execution time of the critical region (when no interrupt is serviced on the processor during the region) as the number of processors is increased from one to eight. With QL/P1 and QL/P2, the execution time of the critical region increases linearly with the number of processors, and the algorithms are found to be scalable. QL/di exhibits poorer performance because preceding processors service interrupt requests during the critical region.

In Fig. 5, the interrupt latency time is nearly independent of the number of processors with QL/P1 and QL/P2. With QL/di, on the contrary, the interrupt latency becomes long as the number of processors increases.

From these observations, it is demonstrated that QL/P1 and QL/P2 can give a practical upper bound on the time to acquire and release an interprocessor lock while achieving fast response to interrupt requests. The other algorithms cannot satisfy these two requirements at the same time.

The overall performance of QL/P2 is a little worse than QL/P1, because the number of shared-bus transactions is large with QL/P2 and because doubly linked queue is necessary. The advantage of QL/P2 appears in Fig. 6 which presents the 99.9\%-reliable execution time of the critical region when an interrupt is serviced during the region. When the number of processors is large, the recovering overhead from interrupt services is much smaller in QL/P2 than in QL/P1.

\(^2\)Past studies show that a test-and-set lock has good scalability with exponential backoff [2]. However, because the lock acquisition time varies widely with exponential backoff, it is inappropriate for real-time systems. This conjecture was also confirmed through our experiments.
Finally, in order to examine the average performance of the algorithms, we present the average execution time of the critical region (when no interrupt is serviced during the region) in Fig. 7.

5 Conclusion

Conventional spin lock algorithms cannot satisfy two important requirements for real-time systems using asymmetric shared-memory multiprocessors, predictable spin locks and fast interrupt response, at the same time. In this paper, we propose a improved spin lock algorithm that can give an upper bound on the time to acquire and release an interprocessor lock while realizing fast response to interrupt requests. To evaluate their effectiveness, we have measured their performance through experiments and confirmed that the algorithms have the required properties.

We are currently designing a real-time kernel specification called ITRON-MP and implementing it experimentally [6]. It remains as a future work to adopt the algorithms in the implementation and to evaluate the algorithms in real applications.

References


[3] R. W. Wisniewski, L. Kontothanassis, and M. L. Scott, "Scalable spin locks and fast interrupt response, at the same time. In this paper, we propose a improved spin lock algorithm that can give an upper bound on the time to acquire and release an interprocessor lock while realizing fast response to interrupt requests. To evaluate their effectiveness, we have measured their performance through experiments and confirmed that the algorithms have the required properties."

We are currently designing a real-time kernel specification called ITRON-MP and implementing it experimentally [6]. It remains as a future work to adopt the algorithms in the implementation and to evaluate the algorithms in real applications.

5 Conclusion

Conventional spin lock algorithms cannot satisfy two important requirements for real-time systems using asymmetric shared-memory multiprocessors, predictable spin locks and fast interrupt response, at the same time. In this paper, we propose a improved spin lock algorithm that can give an upper bound on the time to acquire and release an interprocessor lock while realizing fast response to interrupt requests. To evaluate their effectiveness, we have measured their performance through experiments and confirmed that the algorithms have the required properties.

We are currently designing a real-time kernel specification called ITRON-MP and implementing it experimentally [6]. It remains as a future work to adopt the algorithms in the implementation and to evaluate the algorithms in real applications.

References


[3] R. W. Wisniewski, L. Kontothanassis, and M. L. Scott, "Scalable spin locks and fast interrupt response, at the same time. In this paper, we propose a improved spin lock algorithm that can give an upper bound on the time to acquire and release an interprocessor lock while realizing fast response to interrupt requests. To evaluate their effectiveness, we have measured their performance through experiments and confirmed that the algorithms have the required properties."

We are currently designing a real-time kernel specification called ITRON-MP and implementing it experimentally [6]. It remains as a future work to adopt the algorithms in the implementation and to evaluate the algorithms in real applications.

5 Conclusion

Conventional spin lock algorithms cannot satisfy two important requirements for real-time systems using asymmetric shared-memory multiprocessors, predictable spin locks and fast interrupt response, at the same time. In this paper, we propose a improved spin lock algorithm that can give an upper bound on the time to acquire and release an interprocessor lock while realizing fast response to interrupt requests. To evaluate their effectiveness, we have measured their performance through experiments and confirmed that the algorithms have the required properties.

We are currently designing a real-time kernel specification called ITRON-MP and implementing it experimentally [6]. It remains as a future work to adopt the algorithms in the implementation and to evaluate the algorithms in real applications.

References


[3] R. W. Wisniewski, L. Kontothanassis, and M. L. Scott, "Scalable spin locks and fast interrupt response, at the same time. In this paper, we propose a improved spin lock algorithm that can give an upper bound on the time to acquire and release an interprocessor lock while realizing fast response to interrupt requests. To evaluate their effectiveness, we have measured their performance through experiments and confirmed that the algorithms have the required properties."

We are currently designing a real-time kernel specification called ITRON-MP and implementing it experimentally [6]. It remains as a future work to adopt the algorithms in the implementation and to evaluate the algorithms in real applications.

5 Conclusion

Conventional spin lock algorithms cannot satisfy two important requirements for real-time systems using asymmetric shared-memory multiprocessors, predictable spin locks and fast interrupt response, at the same time. In this paper, we propose a improved spin lock algorithm that can give an upper bound on the time to acquire and release an interprocessor lock while realizing fast response to interrupt requests. To evaluate their effectiveness, we have measured their performance through experiments and confirmed that the algorithms have the required properties.

We are currently designing a real-time kernel specification called ITRON-MP and implementing it experimentally [6]. It remains as a future work to adopt the algorithms in the implementation and to evaluate the algorithms in real applications.

References


[3] R. W. Wisniewski, L. Kontothanassis, and M. L. Scott, "Scalable spin locks and fast interrupt response, at the same time. In this paper, we propose a improved spin lock algorithm that can give an upper bound on the time to acquire and release an interprocessor lock while realizing fast response to interrupt requests. To evaluate their effectiveness, we have measured their performance through experiments and confirmed that the algorithms have the required properties."

We are currently designing a real-time kernel specification called ITRON-MP and implementing it experimentally [6]. It remains as a future work to adopt the algorithms in the implementation and to evaluate the algorithms in real applications.

5 Conclusion

Conventional spin lock algorithms cannot satisfy two important requirements for real-time systems using asymmetric shared-memory multiprocessors, predictable spin locks and fast interrupt response, at the same time. In this paper, we propose a improved spin lock algorithm that can give an upper bound on the time to acquire and release an interprocessor lock while realizing fast response to interrupt requests. To evaluate their effectiveness, we have measured their performance through experiments and confirmed that the algorithms have the required properties.

We are currently designing a real-time kernel specification called ITRON-MP and implementing it experimentally [6]. It remains as a future work to adopt the algorithms in the implementation and to evaluate the algorithms in real applications.

References


[3] R. W. Wisniewski, L. Kontothanassis, and M. L. Scott, "Scalable spin locks and fast interrupt response, at the same time. In this paper, we propose a improved spin lock algorithm that can give an upper bound on the time to acquire and release an interprocessor lock while realizing fast response to interrupt requests. To evaluate their effectiveness, we have measured their performance through experiments and confirmed that the algorithms have the required properties."

We are currently designing a real-time kernel specification called ITRON-MP and implementing it experimentally [6]. It remains as a future work to adopt the algorithms in the implementation and to evaluate the algorithms in real applications.

5 Conclusion

Conventional spin lock algorithms cannot satisfy two important requirements for real-time systems using asymmetric shared-memory multiprocessors, predictable spin locks and fast interrupt response, at the same time. In this paper, we propose a improved spin lock algorithm that can give an upper bound on the time to acquire and release an interprocessor lock while realizing fast response to interrupt requests. To evaluate their effectiveness, we have measured their performance through experiments and confirmed that the algorithms have the required properties.

We are currently designing a real-time kernel specification called ITRON-MP and implementing it experimentally [6]. It remains as a future work to adopt the algorithms in the implementation and to evaluate the algorithms in real applications.

References


[3] R. W. Wisniewski, L. Kontothanassis, and M. L. Scott, "Scalable spin locks and fast interrupt response, at the same time. In this paper, we propose a improved spin lock algorithm that can give an upper bound on the time to acquire and release an interprocessor lock while realizing fast response to interrupt requests. To evaluate their effectiveness, we have measured their performance through experiments and confirmed that the algorithms have the required properties."

We are currently designing a real-time kernel specification called ITRON-MP and implementing it experimentally [6]. It remains as a future work to adopt the algorithms in the implementation and to evaluate the algorithms in real applications.
User-Level Real-Time Threads

Shuichi Oikawa
Faculty of Environmental Information
Keio University

Hideyuki Tokuda
School of Computer Science
Carnegie Mellon University

Abstract

Continuous-media applications require more efficient and flexible support from real-time threads than traditional real-time systems. It includes functionalities such as the dynamic management of thread attributes and the support of multiple thread models. In this paper, we will describe the design and implementation of user-level real-time threads on the RT-Mach micro kernel. Since they are implemented at user-level, both of the fast management of thread attributes and the support of multiple thread models are possible.

1 Introduction

Continuous-media applications require more efficient and flexible support from real-time threads than traditional real-time systems [4, 12, 13]. The "flexible support" includes the following two functionalities:

- the dynamic management of thread attributes,
- the support of multiple thread models.

The dynamic management of thread attributes is necessary because system resource utilization in workstations and network environments is changing every minute. Timing attributes, such as start time, deadline and period, are parts of thread attributes. For example, if there are too many threads for a system to satisfy their timing requirements, some threads may be able to run more infrequently or with shorter execution time. As another example, if network traffic is crowded and an application cannot receive data at the expected rate, threads of the application should change their behavior to follow the rate of data received.

Ability to support multiple thread models is also important. Since there is no standard way to implement continuous-media applications, programmers may be able to choose one of the existing thread packages or may want to create a new one. For instance, one programmer finds it useful to use a periodic thread to process continuous data, while another programmer would like to use threads which have their start time and deadline and to create a new thread for each data chunk.

2 Previous Work

Real-time threads have been developed as kernel entities. Existing real-time kernels, such as ARTS [10] and RT-Mach [11], realize their real-time threads as kernel-provided threads. Since threads are implemented in the kernel, primitives like real-time synchronization and functions to set thread attributes are also implemented in the kernel. Thus, the thread operations cost so expensive that the performance is sometimes unacceptable for dynamic environments requiring the dynamic management of thread attributes [13].

First-class user-level threads were developed to solve scheduling problems occurred in user-level threads environments where an entire task is blocked when a user-level thread is blocked in the kernel. Scheduler Activations [1] and the first-class user-level threads of the Psyche operating system [7] provide the mechanisms to avoid the above problem. Both of them are implemented on the parallel computers to exploit the ability of parallelism of the underlying hardware. Thus, they have no functionality to manage timing attributes of threads.

Split-level scheduling [4] provides user-level real-time threads through the shared user/kernel structures with the

---

1In our previous experience with ARTS [8], context switching in the same address space costs 3μsec for user-level threads and 26μsec for kernel-provided threads. Synchronization costs 9μsec for user-level threads and 46μsec for kernel-provided threads. Since the dynamic management of thread attributes introduces many operations in the same address space (described in Section 4.3), this status is undesirable.

---
3 Design Issues

User-level real-time threads must be treated as first-class user-level threads [1, 4, 7] since user-level real-time threads need to be scheduled as correctly as kernel-provided threads. In this section, we first describe the design decisions to implement first-class user-level threads. Then, several design issues are discussed.

3.1 First-Class User-Level Threads

Mechanisms proposed by previous implementations of first-class user-level threads [1, 4, 7] were examined. Then, the following mechanisms were chosen for implementing our user-level real-time thread model.

**Upcall:** The kernel has to notify a user-level scheduler of events which were occurred in the kernel and affect a scheduling decision. The kernel upcalls a user-level scheduler, and the user-level scheduler processes events and choose the next thread to run. This mechanism is used on all implementations of first-class user-level threads while they call it differently.

**Shared kernel/user data structures:** There are two different approaches to pass events to a user-level scheduler. Shared kernel/user data structures are used for first-class user-level threads [7] and split-level scheduling [4]. Scheduler activations [1] upcall different entry points of a user-level scheduler each of which is provided for the corresponding type of events. We chose to use shared kernel/user data structures since they can be used to pass information of threads from user-level schedulers to the kernel, such as priorities and timing attributes. It can also provide a simple way to pass events asynchronously.

**Creation of a new virtual processor:** Scheduler activations [1] create a new virtual processor when the current one is blocked in the kernel, but others do not do so. We chose to create a new virtual processor. There are two main reasons for this decision. One reason is that our platform, RT-Mach [11], requires it. Virtual processors are implemented using kernel-provided threads. Since there are many places where a thread structure is referenced in the kernel, it is too hard to modify them to cope with a user-level thread. Another reason is that the number of interactions between a user-level scheduler and the kernel can be reduced, for example, when a thread is unblocked in the kernel, an event is notified to a user-level scheduler. If the user-level scheduler decides to run the unblocked thread, it issues a system primitive to resume it. We can avoid such a heavy interaction if the current virtual processor is preserved and a new one is used to upcall a user-level scheduler.

3.2 Dynamic Creation of Virtual Processors

The dynamic creation of a new virtual processor sometimes takes a long time, and it can be a source of the unpredictability. If there is an extra virtual processor which is not in use, it can be used instead of the current one. Then, the dynamic creation is not necessary. Therefore, when a user-level scheduler is initializing its status, it asks the kernel to create several kernel-provided threads. Those threads are maintained in the kernel, and are used later as virtual processors when a running virtual processor is blocked in the kernel.

The number of kernel-provided threads created at initialization is fixed. If all of them are used and blocked in the kernel, the kernel needs to create a new virtual processor dynamically or just leaves it blocked. For hard real-time applications, the behaviors are analyzed and the necessary number of virtual processors is found. For soft real-time applications, the dynamic management of the number of virtual processors is necessary.

3.3 Priority Consistency

User-level real-time threads are managed and scheduled by a user-level scheduler, while virtual processors are scheduled by the kernel-level scheduler. User-level real-time threads and virtual processors have their own priority data. Thus, they are managed independently. Since user-level threads are multiplexed on a virtual processor, the priority of the current user-level thread must be reflected to the priority of its virtual processor to schedule the virtual processor correctly.

The problem which arises here is that the current priority which needs to be reflected to the virtual processor changes independently of the kernel because user-level
threads switches at user-level. Therefore, a mechanism which makes the priority data of a virtual processor updated is necessary.

3.4 Timing Management

User-level real-time threads also have timing attributes such as a start time, a deadline and so on. Usually, the timing management is done in the kernel using a clock device which interrupts the kernel at intervals of very short period. Since user-level real-time threads are managed by a user-level scheduler, a user-level scheduler needs to manage their timing attributes. This requires for a user-level scheduler the close cooperation with the kernel.

A user-level scheduler needs to tell the kernel when it would like to be notified. Since the dynamic management of thread attribute requires fast rebinding of the timing attribute, system primitives cost too much to do so. Thus, a shared kernel/user data structure is used to share such information. A user-level scheduler maintains timing data in it, and the kernel checks it. If the time which a user-level scheduler needs a notification comes, then the kernel sends an event to it.

4 Software Architecture

In this section, we first describe how virtual processors are used and interact with user-level real-time threads. Then, mechanisms for user-level timers and the dynamic management of timing attributes are discussed.

4.1 Virtual Processors

There are the following three types of virtual processors:

- A current virtual processor is currently executing user-level threads in an address space. Only this type of virtual processors can run at user-level.
- A kernel virtual processor is attached to a specific user-level thread, which is blocked in the kernel. It executes only in the kernel because user-level threads running at user-level must be multiplexed on the current virtual processor.
- A reserved virtual processor is waiting to become a current one. One of them is used when a current one is blocked in the kernel.

When a user-level thread is blocked in the kernel, the current virtual processor, which is executing the blocked thread, becomes a kernel virtual processor. Then, one of reserved virtual processors is taken from the list, and becomes the current virtual processor. Finally, the new current virtual processor upcalls the user-level scheduler. (See Figure 1.)

When a kernel virtual processor is unblocked, it is scheduled by the kernel-level scheduler independently of the current virtual processor. When a kernel virtual processor is about to exit the kernel, it passes two execution contexts to the user-level scheduler. One is for the user-level thread on the kernel virtual processor. Another is for the user-level thread on the current virtual processor, which is preempted by the kernel virtual processor. Then, the current virtual processor is linked in the list of reserved virtual processors, and the kernel virtual processor becomes the new current virtual processor. Finally, the new current virtual processor upcalls the user-level scheduler. (See Figure 2.)

4.1.1 Priority Update

To make the priority data of the current virtual processor consistent with the priority of the current user-level thread, it is updated in the following cases:

- when an interrupt is occurred,
• when the kernel-level scheduler is invoked,
• when a user-level thread waked up by a timer has a higher priority than the current virtual processor.

At each interrupt, the priority data of the current user-level thread is copied to the current virtual processor in the current task. Then, the kernel checks if the current virtual processor has the highest priority. If it doesn’t, the kernel invokes the highest priority kernel-provided thread.

When the kernel-level scheduler is invoked, the priority data of the current user-level thread is copied if the current kernel-provided thread is a virtual processor. Then, we can avoid the priority inconsistency if a user-level thread is switched after an interrupt.

We discuss priority update which is necessary when a user-level thread waked up by a timer in Section 4.2.2.

4.2 Timer

In RT-Mach, a kernel-provided timer called RT-Mach Timer [9] is already implemented in the kernel for kernel-provided real-time threads. To use it for user-level real-time threads, several modifications are necessary to interact with user-level schedulers.

It is possible to use kernel-provided timers with a few modifications if one timer is used for each single user-level real-time thread as kernel-provided real-time threads. This scheme, however, causes a lot of kernel interventions since each operation on a timer is required to issue a system primitive. Semantics of a timer is also limited since it is implemented in the kernel. Then, it makes difficult to achieve our goals.

In our architecture, a user-level scheduler employs a single kernel-provided timer only for notification, and manages user-level timers to decide what is necessary to do when notified.

4.2.1 User-Level Timer

User-level timers are managed by a user-level scheduler. A user-level timer provides a kernel-provided timer with the time and the priority data. The time specifies when the user-level scheduler would like to get a notification. The priority data is used by the kernel to update the priority data of the current virtual processor. A kernel-provided timer uses the above data of user-level timers, then decides when it notifies the user-level scheduler. Since data of user-level timers is written by a user-level scheduler and read by a kernel-provided timer, it needs to be placed in a shared kernel/user data structure.

Decoupling user-level threads and timers makes it possible to support multiple thread models. The kernel just notifies a user-level scheduler when it needs a notification. This mechanism does not assume any model. Thus, user-level schedulers can interpret and use notifications as they wish.

4.2.2 Thread Wakeup by Timer

When a user-level thread which is waked up by a timer has the highest priority, the current thread is preempted and the waked up thread must be invoked. This is the same case as when a user-level thread is unblocked in the kernel. Thus, the kernel does the same operations on threads. If a waked up thread does not have the highest priority, the kernel just notifies the event to the user-level scheduler.

4.3 Dynamic Management of Timing Attribute

The dynamic management of thread timing attributes is archived using deadline handlers and dynamic rebinding of thread timing attributes [14].

A deadline handler is an independent thread which is attached to a real-time thread. The deadline handler of a real-time thread is invoked when the deadline of the real-time thread is missed. In the deadline handler, it can resume the real-time thread to continue the rest of work although the deadline is missed, or it can abort the invocation if it is meaningless to continue the work after the deadline.

When a system becomes overloaded and deadlines of real-time threads start being missed, their deadline handlers are invoked. In such case, they can rebind the timing attributes of the threads dynamically to reduce the system load. Dynamic rebinding of thread timing attributes resets timing attributes of a real-time thread, such as a period and a deadline, to new values. The new values become valid from the next invocation.

The above operations are all processed at user-level. Thus, user-level real-time threads can achieve much higher performance than kernel-provided real-time threads since kernel interventions are not involved. A deadline handler is an example of mechanisms for the dynamic management. It is very easy to add new features to a user-level scheduler.

5 Current Status

We are currently implementing user-level real-time threads on RT-Mach [11]. As our first implementation of user-level thread packages, we decided to modify C-Threads package [3]. Since our implementation is upper compatible with the original C-Threads package, applications using C-Threads can also benefit from high performance of first-class user-level threads.

Table 1 shows the performance of signal/wait primitives
of our real-time version of C-Threads (RTC-Threads), original C-Threads and kernel-provided real-time threads (RT Threads). The programs used to measure the performance implement a producer/consumer model that one thread is a producer and another thread is a consumer. The benchmarks were performed on a Gateway2000 486DX2 66MHz system. Table 2 shows the performance of basic operations for comparison.

6 Summary

The goals of our user-level real-time threads are the dynamic management of thread attributes and the support of multiple thread models. We showed that the dynamic management of thread attributes can be achieved by realizing real-time threads at user-level. Introducing the user-level timer mechanism also makes the support of multiple thread models possible.

Our user-level real-time threads can also keep compatibility with existing kernel-provided threads. They can coexist in the same environment, and existing applications still run without any modification.

The current real-time thread model is being implemented, and more accurate and various performance measurements will be completed.

Acknowledgments

We would like to thank members of Multimedia Platform Project for their various comments. We are also grateful to Prof. Tatsuo Nakajima and Mr. Takuro Kitayama for providing us with helpful information of RT-Mach.

References


<table>
<thead>
<tr>
<th>RTC-Threads</th>
<th>C-Threads</th>
<th>RT Threads</th>
</tr>
</thead>
<tbody>
<tr>
<td>(user-level)</td>
<td>(user-level)</td>
<td>(kernel-provided)</td>
</tr>
<tr>
<td>25\mu sec</td>
<td>38\mu sec</td>
<td>170\mu sec</td>
</tr>
</tbody>
</table>

Table 1: Signal/Wait Primitives

<table>
<thead>
<tr>
<th>call</th>
<th>call (trap)</th>
<th>(via MIG)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.8\mu sec</td>
<td>5\mu sec</td>
<td>72\mu sec</td>
</tr>
</tbody>
</table>

Table 2: Basic Operations Performance


Experience with a Prototype of the POSIX "Minimal Realtime System Profile"

T.P. Baker, Frank Mueller, Viresh Rustagi
Department of Computer Science
Florida State University
Tallahassee, FL 32304-4019

Abstract

This paper describes experience prototyping the proposed IEEE standard "minimal realtime system profile", whose primary component is support for realtime threads. It provides some background, describes the implementation, and reports preliminary performance measurements.

1 Introduction

A thread is an independent sequential flow of control. Threads differ from processes by sharing a common virtual address space with other threads. Threads are widely accepted as a computational building block for both uniprocessor and multiprocessor environments. In uniprocessor environments, the thread model simplifies the programming of asynchronous operations. In multiprocessor environments, threads may also allow higher throughput, by utilizing more than one processor.

The idea of cheap concurrency or "lightweight processes" has been around in various forms for a long time, including support for coroutines in the Mesa programming language[13], and multitasking in the Ada programming language[18]. The Pthreads (POSIX Threads) proposal is intended to provide similar functionality for programs in the C language. It is based on considerable experience, including C-threads [2], Mach threads[16, 17], and Brown University threads [3]. Several commercial operating systems support multithreaded processes, including the Lynx[4], Sun[12, 14], and Chorus[1] operating systems.

The POSIX 1003.4a project[8] represents an attempt to achieve some degree of application portability for C programs, across operating systems that support threads. This is an extension of the POSIX application program interface, which generally follows the UNIX process model.

Threads are considered a "real time" extension to POSIX. IEEE draft standard P1003.13[9] proposes a set of realtime application profiles, i.e. subsets of the POSIX standard that are suitable for certain classes of realtime applications. Threads are a key feature of these profiles. In particular, the "Minimal Realtime System Profile" assumes a single process, with threads being the only form of concurrency within the system. The underlying hypothesis is that by not requiring support for the more complex POSIX features, the profile permits an implementation that will be satisfactory for realtime applications with very tight efficiency and timing predictability requirements.

The POSIX proposals are likely to have an impact on future realtime applications development, since they are being promoted as both U.S. Government and international (ISO/IEC) standards.

The draft Pthreads standard specifies the following services:

- thread management: initializing, creating, joining, and exiting threads.
- synchronization: mutual exclusion, and condition variables.
- thread-specific data: data maintained on per-thread basis.
- thread priority scheduling: priority management, preemptive priority scheduling, bounded priority inversion.
- signals: signal handlers, asynchronous wait, masking of signals, long jumps.
- cancellation: cleanup handlers, different interruptibility states.

2 Relationship to Ada Tasks

The Ada programming language[18] defines tasks as the only form of concurrent threads of control within a program. If the underlying operating system provides direct support for the POSIX (C-language) threads interface, it may be desirable to implement Ada tasks using this interface, by mapping Ada tasks to POSIX threads. Due to differences between the Ada and POSIX/C models, this mapping is not entirely straightforward.

The PART (POSIX Ada Real Time) project, at the Florida State University, is investigating the practicality of using POSIX threads to implement Ada tasks, especially in realtime applications. So far, a complete tasking implementation has been produced for the Ada 83 standard, using an implementation of P1003.4a Draft 6 layered over the Sun UNIX operating system[5]. Work is under way to extend this to the proposed new Ada 9X language standard [6, 19].
3 A “Bare Machine” Implementation

To evaluate the suitability of a Pthreads-based Ada implementation for realtime applications, one must start out with a suitable realtime implementation of Pthreads. Experience with the FSU layered implementation, and other Ada tasking implementations, makes it clear that acceptable realtime performance is not achievable for an implementation layered over a conventional UNIX operating system. Efficiency is certainly an issue, but the main problem is predictability.

Most UNIX implementations impose unpredictable delays on user processes, due to preemptions by interrupt handlers and operating system processes. For an operating system to provide predictable timing of user threads, it must be designed with this objective in mind, from the hardware up. Some commercial realtime operating systems, such as LynxOS and Chorus, apparently have been designed in this way.

As a basis for performance testing of our Ada 9X implementation, we chose to port our existing layered implementation of Pthreads to a “bare” SPARCengine 1E[15]. We chose to do this rather than using an existing commercial realtime OS, for many reasons. Chief among these is that we needed source code, to tune the threads implementation to better support Ada (if necessary), and to take control over interrupts. We also were concerned that the commercial implementations of threads might be too full-blown to take advantage of the restrictions of the POSIX minimal profile, since they support multiple processes, file systems, and a variety of hardware devices. (Finally, there was concern that licensing restrictions would stand in the way of publication.)

The SPARCengine port of the FSU Pthreads library is intended to fit the POSIX minimal systems profile. It runs on a “bare” machine, without any other operating system. It does not support multiple processes, and so operates in single virtual address space. It does not have a file system. At present the only devices supported are a serial port and a timer. These simplifications eliminate unpredictable time delays due to page faults, waiting for completion of I/O, and I/O completion interrupt processing.

The scope of this prototype implementation is limited to a subset of the proposed POSIX minimal realtime system profile. The criteria that governed the choice of this subset are:

- The implementation should be powerful enough to allow testing in a realtime context. This requires the following functionalities:
  - Dynamic creation and termination of threads
  - Synchronization primitives
  - A readable realtime clock
  - Timer support sufficient for periodic task scheduling
  - Output routines to print results
- The implementation should provide sufficient functionality to implement Ada tasking.

The design of the implementation is divisible into three main components:

1. Pthreads support. This implements the detailed functionality of the Pthreads standard, including the dynamic creation and termination of threads, the synchronization primitives, and thread scheduling. It is the largest component, but can be identical to a library implementation.

2. Machine-specific support. This includes code to save and restore register windows for context switches, boot up the kernel, and provide timekeeping services. The boot code involves initializing memory mapping hardware and installing trap handlers. With the library implementation, all of these functions are performed by the underlying operating system. A bare-machine implementation must perform these functions for itself.

3. C language support, including basic I/O and memory allocation. These are functions provided by the standard C libraries, but the standard Sun Microsystems implementation of the C libraries makes calls to the operating system. Without the support of the operating system, these libraries need to be reimplemented.

The design of the Pthreads functionality was constrained to be async safe. A function is async safe if calling the function asynchronously will not cause any invariants to be violated, even if it is called from the handler of an interrupt that may be delivered at any time [7]. Even though POSIX does not require the Pthreads functions to be async safe, we chose to require it as a matter of quality. Async safety allows a user to build more responsive realtime systems. Furthermore, it is required to support Ada 9X.

A single-threaded kernel approach was used. Once a thread has entered the kernel, no other thread can enter the kernel until that thread has left it. The alternative, a multi-threaded kernel, where separate locks are associated with different kernel data structures, would allow more concurrency in a multiprocessor environment. For this to pay off, the cost of interprocessor locking must be low, relative to the time typically spent in kernel. Since we have only a single processor, the choice was clear; the overhead of fine-grained locking would result in poorer performance.

The source code of our bare-machine Pthreads kernel consists of approximately 3300 lines of C-code, of which approximately 1000 lines are new for the bare-machine version and the rest is reused from the library level implementation. The core image of the kernel is 49 kilobytes, as compared to 984 kilobytes for the full Sun UNIX kernel.

Reuse of most of the code from the layered FSU Pthreads library permits direct performance comparisons of the two implementations. Differences can be attributed to running on a bare machine, versus as a layer over the UNIX operating system.

This code was tested for both functionality and performance.

Functional Testing  Functional testing was done using a set of 25 tests, derived from tests originally developed to test the layered version of the FSU Pthreads library. The features tested by these bare-machine tests
include:

- Thread management - creation, termination, join, detach
- Priority scheduling
- Mutexes - with and without priority ceilings
- Creating and destroying condition variables
- Timed conditional wait
- Thread specific data
- Setjmp/longjmp
- Signal handlers
- Cancellation and cleanup handlers

It was verified that the implementation could pass these tests, before performance testing began.

4 Absolute Performance Results

The performance tests were also derived from tests developed earlier for the layered version of the Pthreads library. These tests attempt to measure the specific performance metrics called out by Draft 6 of Pthreads.

Table 1 shows selected measurements of some of these metrics. The test programs use a dual loop timing analysis technique. The times reported are averages taken over 100,000 iterations. These measurements are compared to measurements taken earlier with the version of the Pthreads library layered over UNIX, on the same machine.

For the layered implementation, the time taken for 100,000 iterations of an operation ranges from about 100 milliseconds to 1 second. Though there was only one user process active, this is long enough that a system process might preempt, so the numbers shown here may be a bit high.

The metrics include:

- Enter and exit Pthreads kernel. This is the time taken to enter and immediately exit the kernel.
- Mutex lock/unlock, no contention. This is the time to perform a pair of mutex lock and unlock operations, under the assumption that a mutex is requested while unlocked.
- Mutex lock/unlock, contention. This is the interval between an unlock by one thread and the return from a lock operation by another thread, which was suspended waiting for the mutex.
- Semaphore synchronization. This is one Dijkstra P operation plus one V operation. These are implemented on top of mutexes and condition variables.
- Thread create, no context switch. This measures the time taken to create a thread, excluding the context switch time.
- Setjmp/longjmp pair. This is the time taken by a setjmp followed by a longjmp. The performance of a pair of setjmp and longjmp operations gives a lower bound on the overhead of a context switch, but a true context switch involves some additional overhead.

- Thread context switch. This is the time taken for a context switch.
- Yield (1 thread). This is the time taken by the yield operation when there is only one thread in the system.
- Yield (2 threads). In this case, there are two threads in the system.
- Thread signal handler. The measurements taken for signal handling reflect the time from sending a signal, by pthread_kill, till the signal is received.

Table 1: Performance of some Pthreads Operations

<table>
<thead>
<tr>
<th>Pthreads Operations</th>
<th>Timings (μsecs)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Bare Machine</td>
</tr>
<tr>
<td>enter and exit Pthreads kernel</td>
<td>1</td>
</tr>
<tr>
<td>mutex lock/unlock, no contention</td>
<td>3</td>
</tr>
<tr>
<td>mutex lock/unlock, contention</td>
<td>44</td>
</tr>
<tr>
<td>semaphore synchronization</td>
<td>60</td>
</tr>
<tr>
<td>thread create, no context switch</td>
<td>37</td>
</tr>
<tr>
<td>setjmp/longjmp pair</td>
<td>16</td>
</tr>
<tr>
<td>thread context switch</td>
<td>17</td>
</tr>
<tr>
<td>yield 1 operation</td>
<td>1</td>
</tr>
<tr>
<td>yield 2 operations</td>
<td>33</td>
</tr>
<tr>
<td>thread signal handler</td>
<td>55</td>
</tr>
</tbody>
</table>

5 Time Predictability Results

From the design of the implementation, we expect our bare-machine implementation to achieve predictable execution timing. The main cause of large deviations from the priority preemptive scheduling model has been eliminated, namely preemption of user threads due to scheduling of other processes, including operating system processes. The precision of timed wakeup events has also been improved, from ten down to one millisecond. With these improvements, we believe that the implementation of priority scheduling is strict enough that actual schedulable utilization will be very close to the theoretical predictions of schedulability analysis.

During debugging, we have already observed that the timing is remarkably consistent. This was evident in the reproducibility of failures due to race-condition problems between (earlier, incorrect versions of) the timer interrupt handler and the rest of the system.

We are currently working on benchmarks to measure the predictability of scheduling for actual task sets, to compare these against theoretical schedulability models, and to estimate the amount of overhead introduced by the Pthreads implementation.

The first test is based on a benchmark developed earlier for a preliminary design of a minesweeper trainer system for the U.S. Naval Coastal Systems Center. This consists of a set of six periodic threads, comprising a realtime simulation. Each thread has three phases. In the first phase, it reads the simulated state of other simulated subsystems from a global database. In the
In the second phase, it computes its own next state. In the third phase, it updates the global database. The read and update phases require locking the database, which is done via a single Pthread mutex. This is shown in pseudo-code in Figure 1. The thread periods, and the execution times of the three phases, are shown in Table 2.

```c
for (;;) {
    pthread_mutex_lock(&shared_memory);
    input_data();
    pthread_mutex_unlock(&shared_memory);

    execute();

    pthread_mutex_lock(&shared_memory);
    output_data();
    pthread_mutex_unlock(&shared_memory);

    next_request[task] += period[task];
    if (next_request[task] >= simulation_time)
        break;

    /* suspend until next period */
    pthread_mutex_lock(&mutex(self));
    do {
        pthread_cond_timedwait(&cond[self],
                                &mutex[self], &next_request[self]);
        clock_gettime(CLOCK_REALTIME, &current_time);
    } while (next_request[task] > current_time);
}
```

Figure 1: Task Simulation Algorithm

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>62.5</td>
<td>2.0</td>
<td>44.80</td>
<td>2.0</td>
<td>71%</td>
</tr>
<tr>
<td>2</td>
<td>125.0</td>
<td>0.3</td>
<td>0.05</td>
<td>0.3</td>
<td>0%</td>
</tr>
<tr>
<td>3</td>
<td>166.7</td>
<td>1.6</td>
<td>27.80</td>
<td>1.6</td>
<td>16%</td>
</tr>
<tr>
<td>4</td>
<td>250.0</td>
<td>8.0</td>
<td>0.11</td>
<td>8.0</td>
<td>0%</td>
</tr>
<tr>
<td>5</td>
<td>500.0</td>
<td>3.2</td>
<td>5.02</td>
<td>3.2</td>
<td>1%</td>
</tr>
<tr>
<td>6</td>
<td>1,000.0</td>
<td>24.0</td>
<td>10.36</td>
<td>24.0</td>
<td>1%</td>
</tr>
</tbody>
</table>

Table 2: Task Set

Such a task system should be suitable for schedulability analysis, based on the Rate-Monotonic model. The objective of our benchmark is to determine how close the actual performance comes to this model.

In the benchmark, a bisection method is used to compute the breakdown utilization, at which the tasks can just barely be scheduled without missing any deadlines. This is done by varying a linear scaling factor, called load factor, which applies to the execution times of all phases of all the tasks.

The benchmark was run repeatedly over both UNIX and the bare-machine implementation with an initial target utilization of 90%. The results are shown in Figure 2.

It was observed that the timing of the benchmark over UNIX varies considerably at times. The bisection sometimes failed on its first iteration, thereby indicating that the breakdown utilization of 90% must reduced below 45%. The bisection would then proceed to terminate at a utilization around 44%. At other times, the bisection succeed for a trial of a certain load factor. Upon termination of the bisection, the same load factor was tried again but resulted in a failure. We adapted our algorithm to restart the bisection with the current load factor as the upper bounds upon these sporadic failures.

The bare-machine implementation produced very predictable results without any variation. The utilization of the benchmark was measured at 81%. The remaining 19% can be interpreted as the time consumed by the bare-machine implementation of Pthreads. Under UNIX, the benchmark utilization had its peak at 77% with a remaining 23% overhead due to the operating system and the layered Pthreads implementation. The smaller overhead of the bare-machine implementation can be attributed to the performance improvements discussed in the last section.

The occasionally large variations in the utilization under UNIX and the sporadic failures of the bisection algorithm seem to due to operating system activities which occur at unpredictable times. These activities include process scheduling, CPU time accounting, and the processing of ethernet messages. The unpredictability of the UNIX operating system limits its applicability for hard real-time systems. Hard real-time applications may not be able to safely achieve a high utilization under UNIX. A bare-machine implementation seems to permit a higher utilization for hard real-time applications, providing both predictability and an efficient use of the hardware.

6 Conclusions

We have implemented a sufficient subset of the Minimal Realtime System Profile to permit performance testing. The implementation supports preemptive priority scheduling, with a restricted form of priority ceiling emulation for mutexes. It supports a re-

---

1There was no local hard disk attached to the SPARCengine. The only asynchronous activities were due to clock and ethernet interrupts.
altime clock with microsecond precision, and timed events with millisecond precision, including the timeout for the wait operation on a condition variable. Experience with this implementation suggests that Pthreads can be implemented in a form that is suitable for real-time applications with hard timing constraints.

The absolute performance figures are encouraging. The performance of the bare-machine implementation is much better than that of the version layered over a full UNIX system. Part of this improvement is due to our algorithm for saving register windows to memory, which is different from that used by the commercial UNIX operating system. The other big contribution to the performance improvement is that our implementation avoids most of the overhead of UNIX system calls. User code executes in the same virtual address space as the kernel. This means kernel service calls can be ordinary subprogram calls, or even in-line macro calls, rather than traps. We also eliminate the overhead of demultiplexing service requests in the UNIX system call trap handler. This improvement seems specific to the minimal realtime systems profile. Running kernel and user processes in the same virtual address space would be unacceptable for a full POSIX implementation.

The experiments performed support the hypothesis that a bare-machine implementation can achieve excellent predictability. This provides the ability of this system to support a priori schedulability analysis, much in contrast to unpredictable systems such as UNIX.

Next, we plan to port the PART Ada runtime system implementation to the bare-processor Pthreads implementation, and test both the absolute speed and the timing predictability of Ada. This may require extending the functionality of the present implementation in some respects. Handlers need to be written for some traps that generate synchronous signals. For example, a memory address not aligned trap should be processed to generate a SIGBUS for the current thread. The current C library support also needs some extensions.

Efforts will be made to flesh out the implementation in other respects, including support for timer-driven round-robin scheduling, and some debugging support.

References


Available of Source Code

The source code of the version of the Pthreads library layered over UNIX is available via anonymous FTP from ftp.cs.fsu.edu (128.186.121.27), in the file /pub/PART/pthreads.tar.Z. Other material (related publications) can be found in the same directory.
Session II: Scheduling I

Chair: Ted Baker
Florida State
An End-to-End Approach to Schedule Tasks with Shared Resources in Multiprocessor Systems

Jun Sun Riccardo Bettati Jane W.-S. Liu
Department of Computer Science
University of Illinois, Urbana-Champaign
Urbana, IL 61801

Abstract

In this paper we propose an end-to-end approach to scheduling tasks that share resources in a multiprocessor or distributed systems. In our approach, each task is mapped into a chain of subtasks, depending on its resource accesses. After each subtask is assigned a proper priority, its worst-case response time can be bounded. Consequently the worst-case response time of each task can be obtained and the schedulability of each task can be verified by comparing the worst-case response time with its relative deadline.

1 Introduction

Tasks in real-time systems often share resources, and semaphore-like operations are necessary to guarantee their mutual-exclusive access to critical sections. A previous study shows that careless use of semaphore operations can cause uncontrolled priority inversion, which occurs when a high-priority task is blocked by some low-priority tasks for an unpredictable amount of time [1]. We refer to the total length of time a task is delayed by lower-priority tasks due to resource contention as its blocking time. To ensure predictability, it is imperative to bound the blocking time of each task, as shown in [2]. Several effective solutions have been proposed for single processor systems; two well-known examples are the Priority Ceiling Protocol (PCP) [1] and the Stack Based Protocol (SBP) [3].

In multiprocessor and distributed systems concurrency and distribution complicate the resource contention problem. A task \( T_i \) can be blocked not only by a local task on the same processor due to local resource contentions, but also by a remote task that needs some global resources also needed by \( T_i \). Rajkumar, et al. [4] extended PCP for single processor systems to multiprocessor systems and provided an initial solution for this problem. The extended protocol is known as the Multiprocessor Priority Ceiling Protocol (MPCP). According to MPCP, a resource needed by remote tasks on other processors is a global resource, and the processor on which a global resource resides is called its synchronization processor. When a task \( T_i \) gains access to a global resource, a Global Critical Section (GCS) server runs on the resource’s synchronization processor on behalf of \( T_i \). On each processor PCP is used to schedule both local tasks and GCS servers. Consequently, for each task, the total blocking time due to both local resource contention and global resource contention can be bounded, and whether each task can meet its deadline can be determined based on this blocking time by using the schedulability condition for the single-processor PCP.

However, the performance of MPCP is sometimes poor, especially for tasks on synchronization processors. One reason is that GCS servers on each synchronization processor always have higher priorities than local tasks. The priority inversion problem is reintroduced when a high-priority local task is delayed by GCS servers executing on behalf of lower-priority tasks.

In this paper we propose an end-to-end approach to scheduling tasks with shared resources and to analyzing their schedulability in multiprocessor systems. Section 2 gives an informal description of this approach and compares and contrasts it with MPCP. Section 3 presents in detail the procedure used in the end-to-end approach. Future work is discussed in section 4.

2 The End-to-End Scheduling Approach

From the viewpoint of end-to-end scheduling, a task that needs remote resources is viewed as a chain of subtasks in the following way. Each critical section
associated with a remote resource is a subtask that executes on the synchronization processor of the remote resource. A segment that requires no resources or only local resources is also a subtask, and this subtask executes on the local processor. Subtasks of the same task collectively inherit the task's release time and deadline, and they execute in turn. Specifically, if task \( T_i \) has \( n \) subtasks, subtask \( T_{i,j} \) is ready for execution at the release time of \( T_i \), and subtask \( T_{i,j} \) is ready for execution when subtask \( T_{i,j-1} \) completes, for \( j = 2, 3, \ldots, n \). The last subtask \( T_{i,n} \) must complete by the deadline of \( T_i \). If task \( T_i \) is a periodic task, this precedence relation holds for every instance of \( T_i \).

The precedence relation among the subtasks of each task can be easily satisfied by using the phase-modification method proposed in [5]. Let \( c_{i,j} \) be the worst-case response time of \( T_{i,j} \). According to the phase-modification method, once we know \( c_{i,k} \) for \( k = 1, 2, \ldots, j - 1 \), we postpone the phase of the subtask \( T_{i,j} \) by \( \sum_{k=1}^{j-1} c_{i,k} \). This modification allows us to enforce the precedence relation between subtasks while treating the subtasks in each task as if there is no precedence relation between them. We will return to discuss how to bound the worst-case response times of subtasks on each processor using the schedulability condition in [5], provided that the subtasks are assigned fixed priorities and some single-processor synchronization protocol is used to control priority inversion. By summing up the worst-case response times of all its subtasks, we can determine the worst-case response time of each task, and therefore whether the task can meet its deadline.

Similar to MPCP, we allow nested resource accesses. However, we impose an additional restriction that all resources accessed in one nested critical section must reside on the same processor. In other words, accesses to resources on different processors cannot be nested. One consequence of the end-to-end scheduling approach is that there is no need to control the accesses to remote, global resources differently from local resources. Each subtask that is a GCS server in MPCP model is local to its synchronization processor. All resource contentions are resolved locally and separately on each processor.

Table 1 gives an example, Example 1. In the table, \( T_i \) denotes a task; column \( proc \) lists the processor \( T_i \) is assigned to; \( \phi_i \) is \( T_i \)'s priority; \( p_i \) denotes \( T_i \)'s period; and \( \tau_i \) stands for \( T_i \)'s processing time. The smaller the value of \( \phi_i \), the higher \( T_i \)'s priority. The system in this example has two processors \( P_1 \) and \( P_2 \). There are two periodic tasks, \( T_1 \) and \( T_2 \), and one resource \( R \). The deadline for each task is the end of its period. \( T_1 \) is assigned to \( P_1 \); \( T_2 \) and \( R \) are on \( P_2 \). The table lists the parameters of the tasks. Specifically, \( T_1 \) has three segments. The first and the last segments need no resource; they are executed on \( P_1 \), each with processing time 2. The middle segment requires the resource \( R \); its processing time is 2. The table lists the parameters of the subtasks. \( T_1 \) is divided into three subtasks, \( T_{1,1}, T_{1,2}, \) and \( T_{1,3} \). \( T_{1,1} \) and \( T_{1,3} \) execute on processor \( P_1 \) and need no resource, while \( T_{1,2} \) executes on \( P_2 \) and needs resource \( R \). \( T_{1,1} \) and \( T_{1,3} \) are dependent: the \( j \)th instance of \( T_{1,1} \) (i.e., the instance of \( T_{1,1} \) in its \( j \)th period) must complete before the \( j \)th instance of \( T_{1,2} \) can begin execution. Similarly, the \( k \)th instance of \( T_{1,3} \) cannot start execution until the \( k \)th instance of \( T_{1,2} \) completes. Table 2 shows the parameters of the subtasks. \( \alpha_{i,j} \) is the processing time of subtask \( T_{i,j} \), \( f_{i,j} \) denotes the modified phase of \( T_{i,j} \), and \( \beta_{i,j} \) denotes the blocking time \( T_{i,j} \) can experience.

![Table 1](table1.png)

<table>
<thead>
<tr>
<th>( T_{i,j} )</th>
<th>( proc )</th>
<th>( \alpha_{i,j} )</th>
<th>( f_{i,j} )</th>
<th>( \beta_{i,j} )</th>
<th>( \alpha_{i,j} )</th>
<th>( \beta_{i,j} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{1,1} )</td>
<td>( P_1 )</td>
<td>2</td>
<td>20</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>( T_{1,3} )</td>
<td>( P_1 )</td>
<td>2</td>
<td>20</td>
<td>2</td>
<td>0</td>
<td>8</td>
</tr>
<tr>
<td>( T_{1,2} )</td>
<td>( P_2 )</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>( T_{1,2} )</td>
<td>( P_2 )</td>
<td>2</td>
<td>20</td>
<td>2(R)</td>
<td>0</td>
<td>6</td>
</tr>
</tbody>
</table>

Table 2: Example 1 - Using the End-to-End Approach to Schedule the Simple System

In this example, there is only one critical section, and therefore there is no blocking. The priorities of the subtasks are assigned on rate-monotonic basis. We see that the worst-case response time \( C_1 \) of the task \( T_1 \) is \( c_{1,1} + c_{1,2} + c_{1,3} = 10 \), which is less than 20, and the worst-case response time of \( T_2 \) is 1, and it is less than 2. We can therefore conclude that the deadlines of both tasks are always met.
Input:

1. Task set \( \{T_i\} \). For each task \( T_i \), the deadline \( D_i \), period \( p_i \), processing time \( \tau_i \), and resource accesses;

2. The task assignment mapping task set \( \{T_i\} \) to processor set \( \{P_k\} \);

3. The resource set \( \{R_j\} \) and the resource assignment mapping \( \{R_j\} \) to \( \{P_k\} \).

Output: The conclusion whether the system can be scheduled and the priorities assigned to subtasks on each processor in the case the system is schedulable.

Step 1: Map the given task set \( \{T_i\} \) to a end-to-end task set \( \{T_{i,j}\} \).

Step 2: Assign priorities to subtasks.

Step 3: Obtain the worst-case response time for each subtask.

Step 4: Based on the results obtained in Step 3, analyze the schedulability for the whole system.

3 Schedulability Analysis

We now describe how to choose the priorities for subtasks and determine their worst-case response times. We confine our attention to the case where tasks are periodic and their subtasks are assigned fixed priorities. However, the subtasks of each task may be assigned different priorities.

Figure 1 gives the pseudo-code description of the end-to-end scheduling procedure.

Step 1: Map the given task set to an end-to-end task set

Following the rules below, Step 1 breaks up each task \( T_i \) in the given task set into a chain of \( n_i \) subtasks \( T_{i,j} \) in the corresponding end-to-end task set:

1. Each subtask \( T_{i,j} \) is either a critical section that requires some remote resources or a segment that requires no resource or only local resources. If a task has nested resource accesses, each outermost critical section is mapped to a subtask.

2. A subtask that requires no resource or only local resources is on the local processor of \( T_i \). A subtask that requires remote resources is on the synchronization processor of the remote resources.

3. For every \( j = 1, 2, \ldots, n_i - 1 \), consecutive subtasks \( T_{i,j} \) and \( T_{i,j+1} \) are on different processors.

Rule 3 is not necessary for the correctness of the later discussion. However it allows us to obtain a tighter upper bound for the response time of each subtask.

Example 2 illustrates the rules described above. In this example there are four resources and three processors. Resource \( R_1 \) is assigned to processor \( P_1 \); \( R_2 \) and \( R_3 \) to \( P_2 \); and \( R_4 \) to \( P_3 \). Task \( T_1 \) is a periodic task. It has 10 segments, as shown by Figure 2. The shaded segments denote that \( T_1 \) requires some resources during those time intervals.

According to Step 1, \( T_1 \) is mapped into 6 subtasks, as shown by Table 3. The segment from time 0 to time 6, denoted as \((0,6]\), is mapped onto one subtask \( T_{1,1} \) because during this time interval, \( T_1 \) either does not require any resources or only requires local resources. According to rule 3, we map it onto one subtask, and it runs on the local processor, \( P_1 \). Similarly, segment \((6,10]\) is mapped onto the subtask \( T_{1,2} \) because the accesses to \( R_2 \) and \( R_3 \) are nested and only the outermost critical section becomes a subtask. This subtask runs on processor \( P_3 \). Segments \((16,19]\) and \((19,22]\) are two different subtasks, \( T_{1,4} \) and \( T_{1,5} \), because they access different remote resources. They run on \( P_2 \) and \( P_3 \) respectively. The segments \((10,16]\) and \((22,24]\) are mapped onto \( T_{1,3} \) and \( T_{1,6} \). They are both on \( P_1 \).

<table>
<thead>
<tr>
<th>( T_i )</th>
<th>proc</th>
<th>( p_i )</th>
<th>( \tau_{i,j} )</th>
<th>Segment</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{1,1} )</td>
<td>( P_1 )</td>
<td>50</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>( T_{1,2} )</td>
<td>( P_2 )</td>
<td>50</td>
<td>5</td>
<td>2(( R_2 ))</td>
</tr>
<tr>
<td>( T_{1,3} )</td>
<td>( P_1 )</td>
<td>50</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>( T_{1,4} )</td>
<td>( P_2 )</td>
<td>50</td>
<td>3</td>
<td>3(( R_3 ))</td>
</tr>
<tr>
<td>( T_{1,5} )</td>
<td>( P_3 )</td>
<td>50</td>
<td>3</td>
<td>3(( R_3 ))</td>
</tr>
<tr>
<td>( T_{1,6} )</td>
<td>( P_1 )</td>
<td>50</td>
<td>3</td>
<td>3</td>
</tr>
</tbody>
</table>

Table 3: Example 2 - Subtasks Assignment

Step 2: Assign priorities to subtasks

Several methods can be used to assign priorities. Rate-monotonic assignment is a possible choice. Other choices include:
Global-deadline-monotonic assignment: the priority of a subtask is based on the global relative deadline, $D_i$, the deadline of the task $T_i$; the shorter $D_i$ is, the higher priority $T_{ij}$ has.

Effective-deadline-monotonic assignment: the priority of a subtask $T_{ij}$ is chosen based on subtask's effective relative deadline. The effective relative deadline $ED_{ij}$ of $T_{ij}$ in a task $T_i$ with $n_i$ subtasks is:

$$D_i - \sum_{k=j+1}^{n_i} \tau_{i,k}$$

$T_{ij}$ must complete at $ED_{ij}$ units of time after $T_i$ is released in order for $T_i$ as a whole to complete in time.

Table 4 lists the priorities of subtasks in Example 3 with their priorities assigned based on their effective relative deadlines.

<table>
<thead>
<tr>
<th>$T_i$</th>
<th>proc</th>
<th>$p_i$</th>
<th>$\tau_i$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{1,1}$</td>
<td>$P_1$</td>
<td>31</td>
<td>50</td>
</tr>
<tr>
<td>$T_{1,2}$</td>
<td>$P_2$</td>
<td>36</td>
<td>50</td>
</tr>
<tr>
<td>$T_{1,3}$</td>
<td>$P_1$</td>
<td>41</td>
<td>50</td>
</tr>
<tr>
<td>$T_{1,4}$</td>
<td>$P_2$</td>
<td>44</td>
<td>50</td>
</tr>
<tr>
<td>$T_{1,5}$</td>
<td>$P_3$</td>
<td>47</td>
<td>50</td>
</tr>
<tr>
<td>$T_{1,6}$</td>
<td>$P_1$</td>
<td>50</td>
<td>50</td>
</tr>
</tbody>
</table>

Table 4: Example 2 - Priority Assignment Based on Subtasks' Effective Deadlines

Step 3: Determine the worst-case response times for subtasks

After Step 2 we have a set of subtasks on each processor, in which (1) every subtask requires either no resource or local resources and (2) every subtask has a fixed priority. Resource-access-control protocols for single-processor systems can be used to prevent deadlocks and uncontrolled priority inversion. Both PCP and SBP can be used in this case. Furthermore, we can obtain the worst-case blocking time $\beta_{ij}$ for each subtask $T_{ij}$. Consequently the worst-case response time $c_{ij}$ for each subtask can be computed according to the following equation. The derivation for this equation can be found in [5].

$$c_{ij} = \frac{\sum_{T_{k,j} \in H_{ij}} \tau_{k,j} + \beta_{ij}}{1 - \sum_{T_{k,j} \in H'_{ij}} u_{k,j}}$$

In this equation $H_{ij}$ is the set of subtasks that (1) are on the same processor as $T_{ij}$, (2) are of different tasks than $T_i$, and (3) have priorities equal to or higher than $T_{ij}$. $H'_{ij}$ is a subset of $H_{ij}$ in which every subtask has a higher priority than $T_{ij}$. $u_{ij}$ is the processor utilization factor of $T_{ij}$. Again, $\beta_{ij}$ is the maximum blocking time $T_{ij}$ can experience. For both PCP and SBP, $\beta_{ij}$ can be approximated by $MAX(S_{k,j})$, where $S_{k,j}$ is the maximum duration of critical sections for all possible $T_{k,j}$ that (1) is on the same processor as $T_{ij}$ and (2) has lower priorities than $T_{ij}$.

Step 4: Check schedulability for the whole system

From the results obtained in previous step, the worst-case response time for $T_i$ can be obtained by summing up all response times of its subtasks:

$$C_i = \sum_{j} c_{ij}$$

If $C_i > D_i$, where $D_i$ is the relative deadline of task $T_i$, we report failure for this task set. If all tasks pass this test, we report success.

4 Conclusions

In the previous section we present a procedure for applying the end-to-end approach to scheduling tasks with shared resources in a multiprocessor system and
analyzing the schedulability. In order to make this approach practical, some formulas need to be improved and problems which may arise in practice need to be addressed. For example, the upper bound for worst-case response time given by Eq. (1) sometimes is not satisfactory, especially for subtasks with low priorities. A method based on time-demand analysis has been developed to give a much tighter bound and will be presented in a future paper.

Another practical problem arises when we fix the subtasks' phases to enforce the execution precedence among them. In order to make the modified phases consistent and meaningful in a multiprocessor or distributed system, clocks on all processors have to be strictly synchronized, which can be difficult to achieve in practice. We can allow some clock drift among processors, provided that the drift is within a maximum limit of $\delta$ time units. Extra $\delta$ time units can be added to the worst-case response time for each subtask obtained in the previous section, and the execution precedence relations among subtasks will be safely enforced.

Another solution to this problem is to use dynamic phasing for subtasks instead of static phasing used in this paper. In other words, a subtask can be triggered to start as soon as its previous subtask finishes. We are currently working on the schedulability analysis for such systems.

An alternative way to map tasks to subtasks is to map all critical sections, both for local resources and for remote resources, into subtasks. The resultant task system has end-to-end processing not only across processors but also within each processor. A study in [6] has shown that schedulability analysis for end-to-end processing within a processor is possible and promising. We are currently studying the schedulability analysis for such systems.

In this paper we assume that all resources accessed in one nested critical section must be on the same processor. This assumption in general can be overly restrictive. We will address this problem from the point of view of both resource access control and task/resource assignment. Ideally we want to assign resources to processors to minimize the number of nested critical sections that access resources on more than one processor.

In many ways, the end-to-end scheduling approach can be viewed as a divide-and-conquer approach: it divides the problem by mapping the given task set onto an end-to-end task set where each processor becomes relatively independent. It then resolves the local resource contention on each processor. Finally combines the results to obtain a global solution. This merit leads to a reduction in the complexity of the resource contention problem.

Acknowledgements

This work was partially supported by NSF contract No. NSF MIP 92-22408 and US Navy ONR contract No. N0001492J1815. The authors thank all members in Real-Time Systems Laboratory at University of Illinois for many informative and inspiring discussions, in particular, Too-Seng Tia for many in-depth discussions about MPCP model.

References


Appropriate Mechanisms for the Support of Optional Processing in Hard Real-Time Systems*

N. C. Audsley, R. I. Davis, A. Burns and A. J. Wellings.

Real-Time Systems Research Group, Dept. of Computer Science, University of York, UK.

Abstract
It has been recognised that future hard real-time systems need to be more flexible than current scheduling theory permits. One method of increasing flexibility is the incorporation, at run-time, of optional components into processes with hard deadlines. Such components are not guaranteed offline, but may be guaranteed at run-time if sufficient resources are available. This is achieved by providing mechanisms within the kernel for run-time monitoring of spare processor capacity and its subsequent assignment to requesting processes. This paper examines these mechanisms within the context of fixed priority pre-emptive scheduling.

1. Introduction
The next generation of hard real-time systems need to be flexible, adaptive and able to exhibit intelligence. This is contrary to the relatively inflexible and static approaches enforced by scheduling theory and kernel design today: both must advance before such flexibility can be realised in applications.

One method of achieving improved flexibility is the provision of optional components, not afforded offline guarantees, but executed at run-time if sufficient resources are available. Classically, such components are embodied in soft real-time processes, executed when no guaranteed (i.e. hard) process is runnable. It is our contention that greater flexibility and utility is obtained by permitting critical processes to request time for optional components [4]. Such components may be bounded and need to complete once started or be guaranteed a minimum time (unbounded or bounded). Under these circumstances it becomes apparent that we require the ability to guarantee, at run-time, execution time for optional components.

The focus of this paper is upon kernel mechanisms to provide guaranteed execution time for optional components of hard processes within fixed priority pre-emptive systems.

Assuming that in safety-critical systems on-line guarantees of execution time for optional components cannot be provided at the expense of reduced predictability [4], a two-tier view of scheduling is taken:

- initially, offline guarantees are given to hard processes, providing a guaranteed minimum service;
- then, on-line guaranteed execution time is provided for additional components at run-time without violating the guarantees made offline.

The first tier is provided by fixed priority scheduling (rapidly becoming a de facto standard in hard real-time systems): scheduling theory is now available for the sufficient analysis of complex process sets [2]. The second tier utilises the inherent spare processor capacity at run-time to provide additional, guaranteed execution time, to requesting hard processes. Within this approach, the following issues become apparent:

- appropriate programming models to express additional components;
- identification of spare capacity at run-time;
- assignment of spare capacity to requesting processes.

Many programming models have been proposed, e.g. the Imprecise Model of Liu et al [10] and the Unbounded Model of Audsley et al [3]. However, the discussion of such models is beyond the scope of this paper. The rest of this paper discusses kernel mechanisms to support the identification and assignment of spare capacity at run-time to requesting hard processes within fixed priority pre-emptive systems.

We assume that the kernel, as opposed to application processes, is responsible for the identification and assignment of spare capacity at run-time. This is in-keeping with Rushby's view that a kernel for a safety-critical system should contain any mechanisms whose use by one application process may affect another application process which is crucial to the overall operation of the system [11]. In contrast, it is assumed that the demand for spare capacity is application process oriented. Amongst competing processes, a kernel policy decides, at run-time, to which process spare capacity is assigned.

The remainder of this introduction details our terminology. Section 2 describes mechanisms for on-line detection of spare capacity. Kernel level representation

---

* This work is supported, in part, by the UK Science and Engineering Research Council, grant number GR/H 39611.
and management of detected spare capacity are discussed in section 3. Implementation issues are discussed in section 4, with section 5 offering our conclusions.

1.1 Terminology
Process \( \tau_i \) has (unique) fixed priority \( i \), worst-case execution time (WCET) \( C_i \), deadline \( D_i \), and is invoked at periods defined by \( T \) (for sporadic processes \( T \) is the minimum inter-arrival time). The set of processes with higher priorities than \( \tau_i \) is given by \( hp(i) \), the set of processes with equal or lower priority than \( \tau_i \) is given by \( lp(i) \). The set of higher priority levels than \( i \) is given by \( hpl(i) \), with the set of priority levels equal to or lower than \( i \) is given by \( lpl(i) \).

2. Identification Of Spare Capacity

Given the need to provide 100% deadline predictability for hard processes, it is inevitable that the processor and other resources will be under-utilised at run-time. This occurs for many reasons [3], including pessimistic WCET analysis, hardware speed-ups (e.g. cache, pipeline) etc. We term the resources not required at run-time as spare capacity. Two forms of spare capacity may be identified:

- **Gain Time** - processor time guaranteed to a crucial process offline but not required at run-time.
- **Slack Time** - processor time not utilised by guaranteed executions at run-time.

Since gain time has been guaranteed offline as part of a crucial process's WCET, if it is assigned to another process at run-time, the latter inherits the guarantee afforded to the original process. Section 2.1 discusses a mechanism for the detection of gain time. In general, a guarantee cannot be afforded to a process assigned slack time (since it was not necessarily guaranteed to a process offline). However, mechanisms exist which relax this restriction. One example is discussed in section 2.2.

2.1 Gain Points:

A Mechanism for the Detection of Gain Time

Several approaches have been proposed which facilitate the detection of gain time. Haban et al place software triggers at the end of basic blocks in process code to measure actual execution time [8]. This is then compared with the pre-determined WCET of the block to calculate gain time. In a similar way, Dix et al allow the insertion of milestones into process code [7]. When the milestone is reached the maximum remaining execution time of a process is communicated to the kernel. The motivation of the milestone is to declare the point in its computation where it has completed its major computation (i.e. only has housekeeping functions remaining), although it could be used to detect gain time: milestones inserted at the end of basic blocks would detect gain time as in Haban's approach.

The property of both these approaches is that gain time is detected after it has been generated, at a relatively coarse granularity. In general, we wish to be aware of spare capacity as early as possible (implying a finer detection granularity than Haban's or Dix's approach): the sooner it can be determined, the sooner it can be usefully utilised.

Consider the following program fragment:

```
IF condition THEN 16 units ELSE 4 units FI
```

If the condition holds, the WCET of the statement is 16 units, otherwise 4 units. However, WCET analysis will have calculated that the WCET of the statement is 16 units. Hence, if the \( \text{else} \) clause is executed, 12 units of gain time will become apparent. The earliest place that this gain time can be detected is after the condition has been determined, prior to execution of the \( \text{else} \) clause. Here, a gain point is inserted into the code. This takes the form of a software trigger, informing the kernel of the gain point value via a system call (to the kernel). Where the gain point has a fixed value it is termed static.

This approach can be extended for other control-flow language constructs. For example, in languages suitable for hard real-time systems a maximum loop count is declared at compilation time. When the actual number of iterations is known (either prior to loop entry or on loop exit) a dynamic gain point can be declared whose value is equal to the number of iterations not required, multiplied by the WCET of the loop body.

We note that gain time, in general, is detected sooner using gain points than in either Haban or Dix's approach. Further uses of gain points, for other common language structures, are given in [1]. The gain point approach is applicable to both sporadic and periodic processes.

Gain points (i.e. code for calculating the value and making the kernel call) are inserted automatically during compilation or WCET analysis. However, it remains possible that a rogue process could report more gain time than detected (possibly causing failure if that gain time is guaranteed to a requesting process). To detect this, when a gain time call is made the kernel evaluates the condition:

\[
C_i \geq g + A + c_{\text{max}} + v
\]

where \( g \) is the gain time detected by \( \tau_i \), so far in its current execution; \( A \) is the actual execution time used so far by the current execution; \( c_{\text{max}} \) is the WCET of the process code from the gain point to completion (calculated during WCET analysis and parameterised within loops); \( v \) is the amount of gain time reported by the call. If condition (1) does not hold, the amount of gain time reported by the process is erroneous.
Note that \( g_i + A_i \) is the WCET of the process up to the gain point and \( c_i^{\rm ren} + v \) the remaining WCET after the gain point.

This approach can be extended to permit the effects of pipelines and other processor accelerators to be monitored. Assuming that the condition (1) holds, the amount of gain time due to these hardware features is given by:

\[
e = C_i - (g_i + A_i + c_i^{\rm ren} + v)
\]

Thus, the actual gain time recorded by the kernel is \( e + v \).

Implementation is discussed in section 4.

### 2.2 The Approximate Slack Stealer:

**A Mechanism for the Detection of Slack Time**

Assuming that gain time is detected on-line via gain points, the only remaining spare capacity is slack time, which occurs dynamically at run-time if the utilisation of the system is less than 100%. Conventionally, slack time cannot be guaranteed to processes. However, recent research has shown that a proportion of the available slack can be guaranteed to requesting processes at run-time. Essentially, at any time, the amount of processor time that can be stolen immediately from hard processes is calculated, whilst maintaining the offline guarantees given to those processes: the execution of hard processes is postponed, allowing other non-guaranteed executions to occur. The amount of processor time that can be stolen is termed the slack.

The **Optimal Slack Stealer** algorithm relies on a pre-computed table to define the slack present at each invocation of each hard process [9]. The method suffers two drawbacks: only periodic processes were considered; the size of the table is, in general, non-polynomial. These problems were addressed by the Dynamic Slack Stealer [5], which enables the amount of slack available to be calculated on-line: at time \( t \), the amount of slack at priority level \( i \) is equal to the amount of time not required by processes \( hp(i) \cup \tau_i \) before the next deadline of \( \tau_i \). The amount of slack that can be guaranteed at a priority level \( i \) is the minimum slack at priority levels \( lpi(i) \) [5]. This approach has non-polynomial complexity - inappropriate for use within the kernel.

Based upon the Dynamic Slack Stealer, a class of online Approximate Slack Stealing algorithms can be derived. These have been shown to be more effective than bandwidth preserving algorithms [6].

At any point in time, Approximate Slack Stealing algorithms provide a lower bound on the slack time available (i.e. for a given interval, the slack detected is less than or equal to the exact amount of slack). We now provide the derivation of one such algorithm. The following are assumed available from the kernel at time \( t \):

- \( x_i(t) \) - the earliest possible next release of \( \tau_i \):
- \( d_i(t) \) - the next deadline of an invocation of \( \tau_i \) (if the current invocation is complete then \( d_i(t) = x_i(t) + D_i \));
- \( c_i(t) \) - the remaining (worst-case) execution time of the current invocation of \( \tau_i \).

Thus, the amount of slack available at priority level \( i \) is given by:

\[
x_i(t) - d_i(t) - c_i(t)
\]

where \( x_i(t) \) and \( d_i(t) \) are measured relative to time \( t \).

The exact amount of slack time available at priority level \( i \) in \([t, t + d_i(t)]\) whilst guaranteeing \( \tau_i \) meets its deadline can be found by viewing the interval as comprising a number of level \( i \) busy and idle periods (i.e. periods where processes of priority \( i \) or higher are executing or not, respectively). Any level \( i \) idle time in the interval can be swapped for \( \tau_i \) computation without causing the deadline to be missed. A lower bound on this level \( i \) idle time is found by obtaining an upper bound on the time processes \( \tau_j \in hp(i) \cup \tau_i \) require in \([t, t + d_i(t)]\). The maximum computation that \( \tau_i \) performs in the interval is given by:

\[
l_i(t, d_i(t)) = c_i(t) + f_i(t, d_i(t))C_j + \min(C_j, (d_i(t) - x_i(t) - f_i(t, d_i(t))T_j)_{\geq 0})
\]

where \( f_i(t, d_i(t)) \) is the number of complete invocations of \( \tau_j \) in \([t, t + d_i(t)]\):

\[
f_i(t, d_i(t)) = \left( (d_i(t) - x_i(t)) / T_j \right)_{\geq 0}
\]

Thus, \( l_i(t, d_i(t)) \) comprises three components: \( \tau_j \) computation outstanding at \( t \); \( f_i(t, d_i(t)) \) complete invocations of \( \tau_j \) and a partially complete final invocation. A lower bound on the level \( i \) slack at time \( t \), \( S_i(t) \), is given by:

\[
S_i(t) = \left( d_i(t) - \sum_{\forall j \in hp(i) \cup \tau_i} l_i(t, d_i(t)) \right)_{\geq 0}
\]

To enable the assignment of available slack time to requesting processes, we must ensure that all hard processes still meet their deadlines. Hence, the maximum amount of slack that can be guaranteed at priority level \( i \) (i.e. assigned to a requesting process) is given by:

\[
S_i^{\max}(t) = \min_{\forall j \in hp(i)} S_j(t)
\]

The approach is applicable to periodic and sporadic processes. In general, the complexity of the approach is \( O(n) \) for determining the slack at one priority level and \( O(n^2 + n) \) for determining the slack at all levels. It is noted that the latter is bounded, therefore appropriate for use by the kernel. Approximate Slack Stealing algorithms have been explored further by Davis [6]. Implementation issues are discussed in section 4.

---

1 \((x)_0\) represents \(\max(x, 0)\): its minimum value is thus 0.
3. Management Of Spare Capacity

In this section show how the spare capacity detected by the
two mechanisms can be integrated into a joint framework
to allow efficient assignment to requesting processes.

3.1 Representation of Spare Capacity
We assume that the values \( x_i(t), d_i(t), A_i, S_i(t) \) and \( g_i \)
are held by the kernel, together with, \( g_i^* \), the amount of
gain time assigned from priority level \( i \) during the current
execution of \( \tau_i \). Thus, the storage requirements are \( O(n) \)
in the number of processes.

3.2 Management of Spare Capacity Tuples
Since gain time has been guaranteed at a particular
priority level by offline feasibility analysis, in general, it
must be utilised in preference to the normal execution of a
lower priority process. Otherwise, one of the fundamental
assumptions of fixed priority feasibility analysis, that
processes execute as soon as possible, is violated with the
possibility that guaranteed deadlines may be missed. Also,
values of \( S_i(t) \) must be updated as time progresses: if \( \tau_i \)
executes, the amount of slack available at \( hpl_i \) must be
decreased by the amount of execution of by \( \tau_i \).

The underlying management issue is of correctly ageing spare capacity. This can be achieved by modifying the fundamental principle contained in the Priority Exchange algorithm [12]: if gain time exists at priority level \( i \) when \( \tau_i \) completes, the gain time at priority level \( i \) is moved to priority level \( i-1 \).

Whilst updating of available gain time and slack time
could occur every time unit, the overhead would become large (without hardware support). Alternatively, updates could occur whenever a demand for spare capacity is made. However, this would require that the kernel record the executing processes and the amount of time they executed since the last update. This is complex since, potentially, many invocations of the guaranteed processes may occur. The approach adopted in this paper is to update the spare capacity at a context switch or request for spare capacity (other approaches are given in [11]).

At an update, let the executing process be \( \tau_i \), with the elapsed time since the previous update be \( E \) (\( \tau_i \) will be the only executing process in this interval). To update the available spare capacity, the kernel must:

1. Decrease the available slack at \( hpl(i) \) by \( E \);
2. If \( \tau_i \) has completed, increase the slack at levels \( lpl(i) \) by \( g_i - g_i^* \) and set \( g_i = 0 \) and \( g_i^* = 0 \).

Note, if the processor was idle in the interval since the last update, the slack at priority levels \( lpl(1) \) is decreased by \( E \).

By using the above rules, the guarantees associated with gain time and slack time are maintained, without causing deadline failure of other processes.

Note that when the Approximate Slack Stealing algorithm is executed, the value of \( c_i(t) \) is required. The management approach adopted above implies that since gain time is held separately to slack time, the value of \( c_i(t) \) used when calculating slack is given by:

\[ c_i(t) = C_i - A_i \]

This management approach increases context switch
time by a bounded amount, \( O(n) \) in the number of hard processes.

3.3 Assigning Spare Capacity
Given the management of spare capacity as described above, the assignment of spare capacity to requesting processes becomes relatively straightforward. Consider hard process \( \tau_i \) requesting additional computation time at time \( t \) before its deadline at \( t + d_i(t) \). A number of sources of guaranteed spare capacity may be checked, including:

1. Check gain time at priority level \( i \) (if \( g_i > g_i^* \) then gain
time is available for assignment);
2. Check gain time at priority levels \( hpl(i) \);
3. Check gain time at priority levels \( lpl(i) \) (i.e. evaluate \( S^m_{max}(t) \));
4. Check slack time at priority levels \( lpl(i) \);
5. If the time at which the slack at priority levels \( lpl(i) \)
was last calculated is prior to \( t \), we may check for the
possibility of additional slack by recalcualting the
slack for priority levels \( lpl(i) \), then repeating (4).

Clearly, more than one of the above can be used in the
provision of spare capacity to a single request.

The complexity of (1) is \( O(1) \). In general, the
complexity of (2), (3) and (4) are \( O(n) \), with (5) being
\( O(n^2 + n) \). A fast decision can be made using (1), with
greater cost incurred by the other approaches, although a
greater amount of gain time may be found with an
associated increased chance of being able to honour the
request for spare capacity.

An \( O(n) \) approach for guaranteeing an amount of
computation before an arbitrary deadline (i.e. not
necessarily the deadline of the requesting process) is given
in [14].

After spare capacity has been assigned, adjustments to
the available spare capacity must be made. If gain time at
priority level \( i \) is assigned, \( g_i^* \) is increased; if slack time at
priority level \( i \) is assigned, the available slack at \( lpl(i) \) is
decreased.

4. Implementation Issues
It has been argued that the requirement for small and
bounded kernel overheads precludes the use of complex
on-line scheduling techniques [13]. It is the authors'
contention that to provide increased flexibility via re-use
of spare capacity requires relatively complex, but bounded, on-line kernel algorithms to be employed. The reliability of the kernel should not be affected if it is constructed using the same engineering procedures as employed during the application software life-cycle. The fundamental issue is not one of on-line complexity, but of being able to guarantee the feasibility of processes offline. Hence, the use of on-line scheduling must minimise any effects it has upon process feasibility.

The number of gain points inserted into process code can be high. Ideally, their insertion should not affect the feasibility of a process by increasing its WCET. This is not always possible unless some gain points are omitted. However, overheads can be reduced by only inserting gain points whose value will be at least the cost of the gain time kernel call. In this case, some gain time will be detected late, although will show up as an efficiency speed up next time a gain point kernel call is made. Now, assuming that all processes are feasible, any gain points not originally inserted could now be placed into process code whilst the system remains feasible. Alternatively, gain time could be reported at a context switch or request for spare capacity (i.e. at an update - see section 3.2) [1].

The execution of the Approximate Slack Stealing algorithm need only occur when insufficient spare capacity is available for outstanding requests. Then, the algorithm is only executed if sufficient spare capacity exists to execute the algorithm itself. Thus, the feasibility of processes is not affected by executions of the algorithm. We note that the algorithm can also execute instead of idling the processor.

Whilst the above reduces the effects of spare capacity detection and assignment upon the feasibility of processes, some other overheads must be taken into account, e.g. spare capacity updates. The approach of section 3.3 implies that additional information must be collected and stored at run-time. Also, the manipulation of the run queue may become more complex when a process is assigned spare capacity at a different priority level to its own: the effects of this can be reduced by, for example, restricting a process to spare capacity at one priority level other than its own.

5. Conclusions

This paper has illustrated how optional components, not guaranteed offline, can be guaranteed computation time at run-time (if sufficient spare capacity is available). Spare capacity is detected by the Gain Point mechanism and the Approximate Slack Stealing algorithm. The management of detected spare capacity has been described, enabling its efficient assignment to requesting processes at run-time. The approach described can be extended for more flexible process characteristics [1,5,6], e.g. resource sharing (i.e. process blocking), precedence constrained processes; and process release jitter.

Currently, the mechanisms described within this paper are being incorporated into the DrTEE hard real-time kernel. The initial results indicate that the feasibility of processes is not unduly affected by using these mechanisms, with the ability to re-use spare capacity at run-time adding to the amount of computation time available to hard processes at run-time, so improving the utility and flexibility of the resultant system.

References

A new online task assignment scheme is presented for multiprocessor systems where individual processors execute the rate-monotonic scheduling algorithm. The computational complexity of the task assignment scheme grows linearly with the number of tasks, and its performance is shown to be significantly better than previously existing schemes. The superiority of the assignment scheme is achieved by a new schedulability condition derived for the rate-monotonic scheduling discipline.

1 Introduction

Rate-monotonic (RM) scheduling is becoming a viable scheduling discipline for real-time systems. Through the years, researchers have successfully applied this discipline to tackle a number of practical problems, such as task synchronization, bus scheduling, joint scheduling of periodic and aperiodic tasks, and transient overload [4, 9]. This is done through developing various scheduling algorithms to cope with situations that are not covered by the rate-monotonic algorithm.

While rate-monotonic scheduling is optimal for uniprocessor systems with fixed-priority assignments, it is, unfortunately, not so for multiprocessor systems. In fact, the problem of optimally scheduling a set of periodic tasks on a multiprocessor system using either fixed-priority or dynamic priority assignments is known to be intractable [6]. Hence, any practical solution to the problem of scheduling real-time tasks on multiprocessor systems presents a trade-off between computational complexity and performance. Heuristic algorithms have been shown to deliver near-optimal solutions with limited computational overhead.

In this study, we are concerned with developing an efficient heuristic algorithm for scheduling a set of periodic tasks on a multiprocessor system. The general solution to such a problem involves two algorithms: one to schedule tasks assigned on each individual processor, and the other to assign tasks to the processors. In the following, we only consider multiprocessor systems where each processor executes the RM scheduling algorithm.

For the assignment of tasks to processors, one distinguishes offline and online algorithms. If the entire task set is known a priori, the scheduling method is referred to as being offline, otherwise it is said to be online. The task assignment scheme presented here belongs to the class of online algorithms.

Since real-time systems often operate in dynamic and complex environments, many scheduling decisions must be made online. For example, a change of mission may require the execution of a totally different task set. Or the failure of some processors may render a re-assignment of tasks necessary. In these scenarios, the entire task set to be scheduled may change dynamically, that is, tasks must be added or deleted from the task set.

Previous work on this problem illustrates the trade-off between computational complexity and performance of heuristic task assignment schemes. The complexity of an algorithm is given by the upper bound of the time required to schedule a set of $K$ tasks. The performance of task assignment schemes is evaluated by providing worst case bounds for $N/N_{opt}$, where $N$ is the number of processors required to schedule a task set with a given heuristic method, and $N_{opt}$ is the number of processors needed by an optimal assignment. Bounds for the existing schemes are determined by $\lim_{N_{opt} \to \infty} N/N_{opt}$.

Davari and Dhall presented an online task assignment algorithm with a computational com-
plexity of \( O(K) \) and a performance bound of \( \lim_{N \to \infty} N/N_{opt} = 2.28 \) [2]. Oh and Son developed two scheduling algorithms in [8]. The algorithms have a time complexity of \( O(K \log K) \), and worst case performance bounds of \( \lim_{N \to \infty} N/N_{opt} = 2.33 \) and 2.66, respectively. In both studies, the authors apply variants of well-known heuristic bin-packing algorithms where the set of processors is regarded as a set of bins \(^1\). The decision whether a processor is full is determined by a schedulability condition. All assignment schemes in [2, 8] are based on the sufficient schedulability condition for uniprocessor systems derived in [7] and its variants, e.g., [3]. Thus, these assignment schemes differ mainly in the choice of the bin-packing heuristic.

Our approach for developing a task assignment scheme for multiprocessor systems is different from previous work. Rather than increasing the level of sophistication of the bin-packing heuristic, we have developed a tighter schedulability condition that allows us to assign more tasks to each processor [1]. If the periods of tasks are sufficiently close, we could show that each processor can be almost fully utilized. Based on the new schedulability condition we present a novel online scheme for assigning task to a multiprocessor system. The complexity of our assignment scheme is given by \( O(K) \) and the worst case performance bounds is shown to be \( \lim_{N \to \infty} N/N_{opt} = 1/(1-\alpha) \), where \( \alpha \) is an upper bound for the load factor of any single task.

2 Task Model and Schedulability Condition

We assume that the real-time computer system consists of an homogeneous multiprocessor system and a set of \( K \) real-time tasks. The multiprocessor and the task set are characterized as follows.

A real-time task is denoted by \( \tau_i = (C_i, T_i) \) \( (i = 1, \ldots, K) \). \( T_i \) denotes the shortest time between two requests of task \( \tau_i \), and is referred to as the period of \( \tau_i \). \( C_i \) denotes the maximum execution time of task \( \tau_i \). Since we assume that the multiprocessor system is homogeneous the execution time of \( \tau_i \) is identical on each processor. Each request for a real-time task must complete execution before the next request of the same task. Thus, in the worst case, the execution of \( \tau_i \) must be completed after \( T_i \) time units. The period and the maximum execution time of task \( \tau_i \) satisfy

\[
T_i > 0, \quad 0 \leq C_i \leq T_i, \quad i = 1, \ldots, k
\]

We will refer to \( U_i = C_i/T_i \) as the load factor of the \( i \)-th task, and to \( U = \sum_{i=1}^{K} U_i \) as the total load of the task set. We define \( \alpha \) to be an upper bound for the load factor of any task, i.e., \( \alpha = \max_{1 \leq i \leq K} U_i \). \( \rho_n \) denotes the utilization of the \( n \)-th processor, that is, the sum of the load factors of the tasks assigned to processor \( n \). Tasks are grouped into \( M \) classes, and only tasks from the same class can be assigned to the same processor.

Next we present a new sufficient schedulability condition for a processor that schedules tasks with the RM algorithm. The result, presented in Theorem 1, is a simple modification to the schedulability condition for uniprocessor systems by Liu and Layland [7]. Our condition yields a higher utilization of the processor if the task periods satisfy certain constraints. On a uniprocessor system, Theorem 1 does not provide a significant improvement for scheduling real-time tasks. For multiprocessor scheduling, however, we can divide a large task set into subsets in such a way that we can make use of the sharpened condition on all but possibly \( M \) processors.

The schedulability condition presented in the following theorem takes advantage of a special property of the RM scheduling algorithm. We show that we can increase the processor utilization if all periods in a task set have values that are close to each other. The proof of the theorem can be found in [1].

Theorem 1 Given a real-time task set \( \tau_1, \ldots, \tau_K \).
For \( i = 1, \ldots, K \), define

\[
S_i := \log_2 T_i - \lfloor \log_2 T_i \rfloor \quad \text{and} \quad (1)
\]

\[
\beta := \max_{1 \leq i \leq K} S_i - \min_{1 \leq i \leq K} S_i \quad (2)
\]

A task set with \( \beta < 1 - 1/K \) can be feasibly scheduled by the Rate-Monotonic algorithm if the total load satisfies (3). The condition is tight.

\[
U \leq (K-1) \left(2^{\beta/(K-1)} - 1\right) + 2^{1-\beta} - 1 \quad (3)
\]

Note that the condition given by (3) is tighter than the one given by Liu and Layland [7] under \( \beta < 1 - 1/K \).

Corollary 1 Given a set of real-time tasks \( \tau_1, \ldots, \tau_K \).
If the total load satisfies \( U \leq \max \{\ln 2, 1 - \beta \ln 2\} \), then the task set can be scheduled on one processor, where \( \beta \) is as defined above in (2).

\(^1\)The bin-packing problem is concerned with packing different-sized items into fixed-sized bins using the least number of bins [8].
3 An Online Task Assignment Scheme

Our new scheme is based on the schedulability condition of Theorem 1. The parameter used for the scheme, \( M \), denotes the number of processors to which a new task can be assigned. Recall that tasks are divided into 3 classes. The class membership of a task \( r \) is determined by the following expression:

\[
m = \left\lfloor M \left( \log_2(T) - \left\lfloor \log_2(T) \right\rfloor \right) \right\rfloor + 1
\]

Each processor is assigned tasks from only one class. Thus, at each processor the value of \( \beta \) as defined in (2) is bounded above by \( 1/M \). For each class, the scheme keeps one so-called current processor. If a new task from class \( m \) is added to the task set, the scheme first attempts to accommodate the task to the current processor for \( m \). Otherwise, \( r \) is assigned to an empty processor for \( m \). The membership of the new task \( r \) is determined.

Theorem 2 If a task set is scheduled by Algorithm 1, then the number of processors needed satisfies (5) and (6). Inequality (5) is tight if \( \alpha \leq 1 - \ln 2/M \), and inequality (6) is tight if \( \alpha \geq 1 - \ln 2/M \).

\[
N < \frac{U}{1 - \ln 2/M - \alpha} + M
\]

\[
N < \frac{2U}{1 - \ln 2/M} + M
\]

Proof. The schedulability condition used in Step 2 of Algorithm 1 enforces that at any instant, the load on all processors but the \( M \) current processors exceeds both \( 1 - \ln 2/M - \alpha \) and \( (1 - \ln 2/M)/2 \).

Corollary 2 Let \( \{ \tau_i \mid i = 1, 2, \ldots \} \) be a given infinite task set. Denote by \( U(k) \) the sum of the load factors of the first \( k \) tasks. Denote by \( N_M(k) \) the number of processors used by Algorithm 1, and by \( N_{opt}(k) \) the number of processors used by an optimal scheme. If \( \lim_{k \to \infty} U(k) = \infty \) then we obtain the asymptotic bounds (7) and (8). The bounds are tight.

\[
\lim_{k \to \infty} \frac{U(k)}{N_M(k)} \geq \max \left\{ 1 - \ln 2/M, \frac{1 - \ln 2/M}{2} \right\}
\]

\[
\lim_{k \to \infty} \frac{N_M(k)}{N_{opt}(k)} \leq \min \left\{ \frac{1}{1 - \ln 2/M}, \frac{2}{1 - \ln 2/M} \right\}
\]

Proof. We obtain both (7) and (8) by passing to the limit in (5) and (6).

From the derived bounds we see that the performance of Algorithm 1 is sensitive to the selection of \( M \), the number of task classes. The asymptotic bounds in (7) and (8) improve for large values of \( M \). However, \( M \) also determines the number of current processors, i.e., processors which are not fully utilized. Next we present a method for selecting an appropriate value of \( M \) for in equations (5) and (6).

Assume that the total load of the task set is known. To find the value of \( M \) that gives the best worst-case bound for the number of processors in (6), we fix the value of \( U \) in (6). Since the right hand side of (6) is a strictly convex function of \( M \), we can calculate the unique minimum which is denoted by \( M^* \):

\[
M^* = \sqrt{2U \ln 2 + \ln 2}
\]

This suggests that we should choose \( M \sim \sqrt{U} \). Then we obtain

\[
U/N \geq \frac{1 - \ln 2/M}{2}(1 - M/N) \quad U \to \infty 1/2 - O(1/\sqrt{U})
\]
and hence
\[ N/N_{opt} \leq 2 + O(1/\sqrt{U}) \]  
(11)

Similarly, we can minimize the right hand side of (5) over \( M \) and obtain that the optimal choice for \( M \) should be as close as possible to
\[ M^* = \frac{\sqrt{U \ln 2 + \ln 2}}{1 - \alpha} \]  
(12)

If we choose \( M \sim \sqrt{U} \), we obtain with (5) the following bound for the average utilization at each processor.
\[ U/N \geq (1 - \ln 2/M - \alpha)(1 - M/N) U \rightarrow \infty 1 - \alpha - O(1/\sqrt{U}). \]  
(13)

and \( N/N_{opt} \) is given by
\[ N/N_{opt} \leq 1/(1 - \alpha) + O(1/\sqrt{U}) \]  
(14)

4 Average-Case Performance Evaluation of the New Scheme

While a worst-case analysis assures that the performance bound is satisfied for any task set, it does not provide insight into the average-case behavior of the assignment scheme. To gain insight into the average-case behavior of Algorithm 1, we conduct some simulation experiments.

Our simulations consider large task sets with \( 100 \leq K \leq 1000 \) tasks. In each experiment, we vary the value of parameter \( N \), the number of task classes. The task periods are assumed to be uniformly distributed with values \( 1 \leq T_i \leq 500 \). The execution times of the tasks are also taken from a uniform distribution with range \( 0 \leq C_i \leq T_i/2 \). Thus, \( \alpha \), the maximum load factor of any task, is given by \( \alpha = 1/2 \). The performance metric in all experiments is the number of processors required to assign a given task set.

We compare our scheme with the online assignment scheme by Davari and Dhall [2], NF-M. Recall that NF-M also has linear computational complexity. The outcome of the simulation experiments is shown in Figure 1. Since an optimal task assignment cannot be calculated for large task sets, we use the total load \( U = \sum_{i=1}^{K} U_i \) to obtain a lower bound for the number of processors required. The maximum number of task classes is set to \( M = 10, 20, 30 \), respectively. Each data point in the figure depicts the average value of 15 independently generated task sets with identical parameters. Note that for all values of \( M \), our scheme gives superior performance over the existing one.

![Figure 1: Task Sets with \( \alpha = 0.5 \).](image)

References


Session III: General

Chair: Mike Jones
Microsoft
Constructing a Heterogeneous Real-Time System

Sias Mostert
Department of Electrical and Electronic Engineering
Stellenbosch University
Stellenbosch, 7600, South Africa
email: mostert@firga.sun.ac.za

Abstract

The construction of a real-time system on heterogeneous hardware platforms, forces one to make choices on which programming language, operating system, development process and application programmers interface to use. The application (a micro-satellite) requirements state that the system must be dependable in a remote and harsh environment such as space. This paper will detail the choices made and the experience gained from living with the choices made in the development of a micro-satellite and its associated ground support. The emphasis is on simple solutions throughout. The simple solution is important for the verification and validation of the complete system.

1 Introduction

The construction of a real-time system on heterogeneous hardware platforms, forces one to make choices on which programming language, operating system, development process and application programmers interface to use. One has the option of going with mainstream products or considering products with features of specific relevance to the application.

The application (a micro-satellite) requirements state that the system must be dependable in a remote and harsh environment such as space. This requirement in addition to the heterogeneous platforms found in the space and the ground segment of the micro satellite, complicates the choice of a development environment and target executable environment.

This paper will detail the choices made and the experience gained from living with the choices made in the development of a micro-satellite and its associated ground support. This project has been running for two years and is entering the software intensive phase.

Heterogeneous computing implies increased cost. It has however been shown in [1] that a careful application of hardware and software diversity can be cost effective.

The contribution of this paper is showing that the emphasis on simple solutions throughout provides an environment which is better suited for developing dependable real-time systems. Simple programming languages, operating systems, development lifecycles and application programmer interfaces all form part of the proposed solution.

The simple solution is important for the verification and validation of the complete system. Further more, the nature of the project environment causes us a 50% manpower turnaround every year. The maintenance of the software must not take more than 20% of the man hours available.

The paper will begin by describing the hardware and software required for the application domain. Each of the areas in which a decision had to be made will be discussed in turn with all the options available, the final choice made and the reasons for doing so. The paper will close by reporting the experience we have had with our approach to constructing a heterogeneous real-time system.

2 The application requirements

The application software is for the space- and ground segments of a micro satellite constellation. The micro satellite is a 45cm cube box, weighing in at 50kg. The strict mass and power budgets places constraints on the flight control hardware which has a profound effect on the computing resources available. The real-time system of interest run on the space segment and the supporting ground segment.

---

1Graduate students are taken in every year and graduate after two years
2.1 Hardware platforms

Traditional dependable hardware for use in space, is in the form of Triple Modular Redundancy (TMR). Each similar module is of high cost due to the reliability encased in it.

The less expensive alternative is to have heterogeneous hardware modules to increase fault tolerance and resistance to failure [1]. In our micro satellite the processors are an Intel 80C188EC, 80386SL and an INMOS T800.

In any space based system, the ground support adds another dimension to heterogeneity, because it being accessible for repair and the power budget infinite, it does not have to be the same architecture as the space segment.

2.2 Software composition

The levels of reliability required from software in the application domain ranges from ultra reliability to acceptance of an error once per 30 days. The table in fig 1 summarizes the software functions and the reliability required.

3 Languages

There has been numerous reviews and comparisons of languages suitable for real-time applications [2, 3]. In all cases it was argued that mainstream languages such as C, Pascal, Ada, Modula-2 etc. were not suitable for the construction of real-time systems.

From the available commercial real-time operating systems [4] one can deduce that C and C++ are being used extensively for real-time applications. From our experience C is not more than a glorified assembler and is to be avoided for dependable software. In the favor of C is that it is by far the most widely implemented compiler on different hardware platforms.

The following requirements dictated our language choice:

1. Most of the Software Engineers are Electronic Engineers with limited training in Software Engineering.
2. The project staff join the project for at most two years at a time.
3. Most of the flight software has to be very reliable.
4. Most of the flight software is to be maintained across a five year time span.

The language of choice for the space based reliable software is Modula-2 with small sections of Assembly language in such cases as working without a stack before the memory integrity has been determined.

Modula-2 provides the following advantages.

1. It is more readable for people with less software training. This aids in maintenance and the fact that most of our staff have limited training.
2. It is stricter than C and C++ in its syntax which makes it more difficult to induce unintended errors. The stricter syntax also aides in the verification and validation process, making it easier to create reliable software.
3. Compilers are available for all our microprocessors.

4 Operating System

The requirements placed on the Operating System is different for the space and ground segments. The space segment hardware resources are costly and bounded by power and mass budgets. The ground segment hardware resources are for all purposes unbounded.

The requirements for the space based operating system are support for process dispatching, inter process communication, synchronization, loading and unloading of process sets, support for interrupt handling and time functions. The implementation of these requirements on different processors leads to the choice between software diversity and homogeneity.

The cost effective use of software diversity is explained in detail in [1]. It amounts to using software diversity on the kernel level where it can be afforded and no software diversity on the application level, where it is expensive. Due to the fact that our software on the kernel level is reloadable in the final space segment component, it was decided in the interest of development time to choose one operating system kernel for the current software support.

The space segment processors require an efficient Operating System Kernel in order to make best use of the resources. There are many such kernels on the market [4], which all support priority based scheduling.

Deadline driven scheduling is optimal when compared with rate monotonic [5], and deadline driven scheduling specifies end to end deadlines more succinctly.
<table>
<thead>
<tr>
<th>Software component</th>
<th>Hardware support</th>
<th>Reliability required</th>
</tr>
</thead>
<tbody>
<tr>
<td>Boot loader</td>
<td>Fusible link PROM</td>
<td>No errors</td>
</tr>
<tr>
<td>Default application</td>
<td>EPROM</td>
<td>No errors</td>
</tr>
<tr>
<td>Household and Integrity Tasks</td>
<td>SRAM with EDAC</td>
<td>One error per 30 days</td>
</tr>
<tr>
<td>Operating System Kernel</td>
<td>SRAM with EDAC</td>
<td>One error per 30 days</td>
</tr>
<tr>
<td>Device drivers</td>
<td>SRAM with EDAC</td>
<td>One error per 30 days</td>
</tr>
<tr>
<td>Fine ADCS Application</td>
<td>SRAM</td>
<td>One error per 30 minutes</td>
</tr>
<tr>
<td>Bulletin board Application</td>
<td>SRAM with EDAC</td>
<td>One error per 30 days</td>
</tr>
<tr>
<td>Experimental Software</td>
<td>SRAM with EDAC</td>
<td>One error per orbit</td>
</tr>
</tbody>
</table>

Figure 1: The software functions and the reliability required

It was decided to go with a simple kernel supporting deadline driven scheduling [6]. The specific paradigm was proposed by [7] and we are using an implementation done by [8], calling it RTXN.

The requirement for the uploading and unloading of application task sets, are to be supported through the concept of Virtual Machines (VM). Each VM will represent a hardware resource or percentage of hardware resource. The executing code of a VM can be completely replaced without affecting any other VM. Multiple VMs are to run on each processor in the space segment with each VM representing a percentage of the underlying resource available. Within each VM the RTXN kernel will be executed on which the application task set can be executed with real-time constraints guaranteed.

The ground segment processors are in such abundance that it was decided to support the resource adequate paradigm [9]. Each application on the ground would run on its own processor (80x86 PC). The penalty to pay for this approach is a communication mechanism which must be maintained between processors.

5 Application Programmers Interface

In order to provide access to a unified architecture across space and ground segments an Application Programmers Interface (API) is required. This API is called the SUNSAT-API (SSAPI) and is defined as the simplest subset of functions required for the parallel execution of processes in a Hard Real-Time environment.

The SSAPI supports only those functions as mentioned in section 4 and is described in detail in [10]. The same SSAPI is also supported on the ground segment, which enables the Application Software Engineer to concentrate on the task and not the idiosyncrasies of the different kernels on the different processors.

6 Software development processes

The diverse range of reliability requirements on the software necessitates a flexible approach to software development. We have opted to support the waterfall development model with the extension of rapid prototyping before the software requirements phase is complete.

The flexibility is built into the waterfall model by requiring the outputs of the different stages to be checked only for specific types of software. See table 2 for the types of software and the associated checks which must be performed on the output of each stage.

There are strict standards in place for the following outputs:

1. Software requirements document.
2. Software design document.
4. Software coding standards.

In addition the design languages are pinned down to enable faster inter-engineer communication. The design languages can be split in two groups ie. structural and behavioral. The table in fig 3 lists the options available under each of the groups.

The structural design languages are aimed at arriving at reusable software and specifies the way in which the software is to packaged. The behavioral design languages specify how the software is going to behave in multiple dimensions, which include the state, the execution flow and the timing characteristics.
<table>
<thead>
<tr>
<th>Development phase</th>
<th>Requirements</th>
<th>Concept design</th>
<th>Detail design</th>
<th>Coding</th>
<th>Install</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hardware debugging</td>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Subsystem testbed</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>*</td>
</tr>
<tr>
<td>Hardware demonstration software</td>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Flight software</td>
<td></td>
<td>*</td>
<td></td>
<td></td>
<td>*</td>
</tr>
<tr>
<td>Ground station software</td>
<td></td>
<td>*</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Porting an existing software</td>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td>*</td>
</tr>
</tbody>
</table>

Figure 2: The application of the Waterfall development lifecycle to various types of software

<table>
<thead>
<tr>
<th>Structural design languages</th>
<th>Behavioral design languages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Modular decomposition</td>
<td>Flowcharts or pseudo code</td>
</tr>
<tr>
<td>HOOD (High Order Object Oriented Design)</td>
<td>Statecharts</td>
</tr>
<tr>
<td>Software topology</td>
<td>SSAPI dataflow diagrams</td>
</tr>
<tr>
<td>Hardware topology</td>
<td></td>
</tr>
</tbody>
</table>

Figure 3: Structural and Behavioral Design languages

7 Results

The results up to date is promising. We have progressed one year with the initial testing of the methodology on small pilot projects within the major project and found the following:

1. The choice of Modula-2 (and Pascal substituted in some cases) as programming language has in fact enabled the new intake of engineers to get up speed in a shorter period of time.

2. The boot loader code has gone through the requirements, conceptual and detail design phases, with formal checks on the output of each phase and we have a greater confidence in its correctness than any other piece of software on the project.

3. We have found that the proper execution of the requirements and conceptual design phases did take about 70% of the time, but that the coding was in fact a formality.

4. For non-ultra reliable software we found that it is adequate to proceed with the design until the module interface level. The additional time spent on detail design did not provide any additional benefits in saving time for the reliability required.

5. The SSAPI is proving to be of great benefit as more than one person is working on the software for the same processor. The common design language has definitely saved on man hours supporting the execution environment.

6. The resource adequate strategy for the ground station is proving that every single application developer can go ahead regardless of any other person. This facilitates true concurrent engineering and simplifies the checking for adhering to hard real-time requirements.

7. The choice of going with a simple, non-commercial kernel has not proved us wrong yet. The simplicity ensures that one person can understand the complete kernel which ensures complete transparency through the kernel when implementing on a specific hardware platform.

8 Conclusion

We have had to make many choices for implementing a Real-Time System on a heterogeneous platform. Neither the programming language nor the operating system kernel is mainstream, but we believe that the penalty paid for it (lack of support) will provide the return in ease of maintenance in the long run.

We have finished our initial investigation into the suitability of the paradigm explained and we are producing software for our first integration of the Engineering model based on the paradigm selected. On completion, the paradigm will be evaluated before the actual flight software is produced in the latter part of 1994 and the beginning of 1995.
Acknowledgements

The SUNSAT team responsible for the pilot projects include Pieter Bakkes, Mike Blankenberg, Jurie du Toit, Herman Gouws, Rein Brune, Ian de Swardt and Louis Jordaan.

References


Ye Huang  Michael Hughes
R&D and Consulting
Anonymix Inc. Los Gatos, CA95030
E-mail: yhuang@anonymix.com

Abstract

In this paper, we present an efficient method using Specification and Description Language (SDL) for designing and implementing real-time embedded systems. We also discuss the implementation of a companion kernel for a SDL based Design Tool (SDT) 1 CASE tool environment to generate real-time OS based pSOS 2 multi-tasking application software by applying defined mapping translation rules. Since SDL is a formal specification and description language, with the CASE environment SDT support, the major part of a system can be analyzed, simulated, verified, and validated at early stages during system development. The concurrency due to the multiple concurrent state machines in a system is preserved in target run-time environment. Because the SDL described system uses message-passing, a distributed version can be relatively easy to derive from. To emphasize the proposed method using SDL without dramatically compromising the memory and response time (speed), we show the results obtained from pSOS implementation of an AccessControl system. We also outline some areas that we are continuing to work on.

1 Introduction

1.1 Evolving Software Development Methods for Embedded Systems

Software system design and development has long been regarded as art rather science or engineering. The term Software Engineering was formally coined at a NATO conference in 1968, which signalled that systematic and engineering disciplinary methods and techniques should be employed to produce quality and cost-effective software system.

Significant improvements have been made since then in many fields that ensure the software systems with better quality in a controlled and cost-effective manner thanks to the research efforts in the software engineering, methodology, and computer-aided software engineering environment. Many fairly sophisticated and large CASE tools exist, such as Teamwork, Statemate, and ER-Designer [4], which assist the system designers and developers in continuing improving the quality and productivity of documentation and code.

The traditional real-time embedded systems development methods emphasize memory and speed by handcoding the software systems in assembly languages.

With the increasing performance of processors and hardware devices, memory and speed are less important. Thus the hardware technology has led to widely use mixed development of software systems. The majority of the software systems is developed on the host development environment in high-level programming language, such as C or C++. Assembly code is still needed for some certain time-critical tasks and device drivers and interrupt routines.

Object-Oriented techniques and methodologies further improve the real-time embedded systems design and implementation in terms of software reusability, quality, documentation, and classification [5]. Object-Oriented CASE tool environements have played major role in this new trend.
1.2 Current Methods with CASE Tool Support and Our Approach

The following steps are not uncommon for the current embedded systems design and implementation:

**Step 1**: Requirement analysis

**Step 2**: Specification and design

**Step 3**: Implementation
  - Host simulation and debugging
  - Target simulation and debugging

**Step 4**: Testing (and may iteratively goto Step 1)

There are a number of problems among the existing CASE tools used today, such as informality, non-analysability, and non-validatability, to name a few.

Aside from the confusion of different notations for those methods, most of them are based on preprotry formalisms and lack mathematic foundation needed for system consistency analysis, verification, and validation.

There tends also to be a gap between design and implementation. Design is automated to certain degree, but implementation is conducted separately and often manually. The implication is that the implementation is not ensured due to the discontinuity between the design and implementation.

The next factor that hinders the software systems prototyping and implementation for the embedded systems is coding and debugging. Even using increasingly sophisticated host development environments, developers are often overwhelmed in coding at the API level (C or C++ language). The debugging only occurs after downloading the cross-compiled system onto the target. Then the usual nightmare is that significant time is spent on deep-level debugging. Though, sometimes, host simulation and debugging are provided.

Our primary focus is to try to emphasize the suitability of SDL in embedded systems specification and design. Secondly, we tried to bridge the gap between design and implementation by mapping out rules and describe a model and SDT to automatically generate the final target code that fully utilizes the real-time OS algorithms to scheduling, memory management, and time management capabilities. For the latter approach, we augment the model by adding additional scheduling algorithms to the generic SDT kernel to fit a particular application.

SDL is a well-known specification and description language standardized by ITU 3 as Z.100 [1] [2]. Its success and popularity are still growing, especially in the telecom and datacom sectors, especially in Europe. Moreover, this proven technology for the systems specification and design has been evolving gradually. SDL92 is more object-oriented.

The methodology for using SDL and SDT in designing and implementing software systems for the real-time embedded systems is similar to that for the telecom software system as outlined below

**Step 1**: Requirement analysis (Message Sequence Chart)

**Step 2**: System Specification (SDL)

**Step 3**: Semantic and dynamic system analysis

**Step 4**: Simulation, verification, and validation

**Step 5**: Code generation

**Step 6**: Testing (conformance testing)

Step 1 through Step 6 are supported by SDT. Various SDL techniques have been studied and experienced successfully, and broad literature can be found [8] [7] [1] [7]. We will mainly discuss the code generation for the embedded system since the software systems for the embedded systems have some unique characteristics that are often not required by other types of applications, namely, time-criticality, response time, and fast I/O processing.

To meet such kinds of operational requirements, two types of philosophy are instrumental in the design process:

- Build software system on top of a commercial real-time operating system
- Build software system along with a self developed kernel

Depending upon the applications and desired embedded system configuration, these two approaches are alternately used or interleaved. For instance, a distributed embedded system's front end agent does not have real-time OS, but the some large nodes and host nodes employ the real-time OSs.

When building around an existing real-time OS, we describe a model and SDT to automatically generate the target code that fully utilizes the real-time OS scheduling, memory management, and time management capabilities. For the latter approach, we augment the model by adding additional scheduling algorithms to the generic SDT kernel to fit a particular application.

 Critics have been questioning automatic-code generation in terms of the quality of code, size of the code,

---

3 ITU stands for International Telecommunications Union previously called CCITT.
speed of systems with regard to response time to critical device requests and interrupts. We have conducted some initial analyses based on an AccessControl system generated for a M68K systems running pSOS.

The following are major highlights from our experience:

- Code size overhead: 1.3-1.5:1
- Code quality: No debugging efforts for the majority of system except for the interrupts and device driver part and interface part during the final integration.

Systems maintenance and reusability are much easier now due to the fact that we are dealing with the most part of the software system at a high level - specification and design.

Research efforts are ongoing on the use of SDL for system specification and design. Some researchers have proposed notations and supporting systems trying to bridge the gap between requirement analysis and specification. To a certain degree, the design specification can be automatically produced from requirement specification [9].

Obviously, this method along with the tool support provides us with better system maintainability, traceability, and other benefits, such as testability.

2 SDL based Approach Overview

2.1 Overview

The SDL based software modelling technique is not new. The language was standardized in 1988 as Z.100 and it is still evolving. The current SDL92 is a superset of the SDL with object-orientation extension, which is also called object-oriented SDL.

SDL was created for modelling large and complex distributed real-time telecommunication software systems. Substantial experiences have been gained in using SDL for the system specification and validation. In many cases, real implementation code was generated and deployed.

Many methodologies based SDL have been proposed and employed [1] [7] [6] for the systems specifications and design. We will omit the mature and common set of the procedures and stress those issues specially related to embedded systems, such as target code generation and systems integration.

The following steps are suggested for modelling and implementing an embedded system:

**Step 1:** Define the system architecture (configuration of hardware and software);

**Step 2:** Define the interface between the software system and hardware system in terms of interrupts and device drivers;

**Step 3:** Model software system using SDL and hardware interface in the environment either using SDL or unix processes as separate systems; (Note: the hardware device drivers and interrupt routines in assembly level language can be developed simultaneously.)

**Step 4:** Use the SDL modelling techniques to prototype, simulate, validate, and test (conformance test) the system under design;

**Step 5:** Generate target code when **Step 1** through **Step 4** completed by compiling and linking the proper shared library, i.e. library for target real-time OS or without target real-time OS; (Note: test suites also can be generated automatically for unit or system test.)

**Step 6:** Use proper target debugging environment to test the integrated embedded system on the target systems; and

**Step 7:** Depending on necessity, perform some manual code optimization for certain critical tasks.

In this suggested method, **Step 1** through **Step 4** are relatively well understood and deployed. **Step 5** through **Step 7** are of interest to us here in paper.

2.2 Tool configuration for target code generation

In SDL, system behavior is described by state machines each representing a SDL process. Communications mechanisms among the blocks and processes are realized by signalling (i.e. sending and receiving messages). The time constraints are imposed by setting timers. The code generated from SDL design implements a complex finite state machine (FSM) comprising many concurrent FSMs communicating via signals.

Figure 1 shows the SDT tool configuration with extension for generating pSOS target code.

For many embedded systems, there are some special issues, such as concurrency (multi-tasking), synchronization, fast multiple I/O processing, and interrupt handling.

SDT has a generic kernel for both host environment simulation, validation, and verification and target environment with some minor patching in clock
3.1 SDL Systems Semantics and Its Execution Model

For continuity, we only revisit the definition and key aspects of the model and its semantics. Refer [1] and [8] for detailed description. SDL is based on the concepts of a system of communicating extended finite-state machine (CEFSM) that communicate with one another and their common environment by signals in an asynchronous manner via possibly delaying communication paths. These signals are buffered on arrival at a process.

An SDL specification represented by an execution model comprises seven meta-process types. These processes are Communicating Sequential Processes (CSP), and thus they communicate using synchronous events. These meta-processes are: (1) system The only instance of this meta-process type creates all other meta-processes and maintains them; (2) delaying-path One instance of this process type for each communication path between processes of the SDL system; (3) global-time The entity knows the current global time; (4) view The only instance of this process type keeps track all viewed variables; (5) sdl-scheduler priority oriented with granularity to the state transition. The synchronization among processes is realized through signalling.

For embedded systems without real-time OS, the SDL scheduler is priority oriented with granularity to the state transition. The synchronization among processes is realized through signalling.

For embedded systems without real-time OS, a generic SDL is provided by SDT CASE tool. The generated code from the SDL design can run with the SDT kernel. If there are special domain requirements to the OS, the current SDL scheduling algorithm can be modified, such as time-slicing and pre-emption.

When generating code for embedded systems with Real-Time OS support, such as pSOS, the system designed in SDL will be transformed into the designated target real-time OS based software system. The mapping rules and transformation algorithms are maintained in the pSOSlib. The current implementation maps the processes in SDL to a real-time OS tasks and signals to messages.

3.2 Mapping Rules and Transformation Algorithms

When formulating mapping rules and transformation algorithms to transform a SDL system onto a real-time OS system, such as pSOS, the rules to follow are: (1) preserve SDL dynamic semantics; (2) identify RTOS objects to realize SDL objects; (3) implement additional software to augment the portions that RTOS does not support or best match.

In our case, we map a SDL process to a pSOS task, a input queue to a pSOS message queue. Due to some deficiency between pSOS time management services and SDL's, we implemented our own timer management. When, some improvements on the time services made, we are to use pSOS's for a tighter integration which will reduce code size and fully utilize the pSOS kernel features. Because of the richer SDL communication properties, such as sending signal without specifying receiver PID, we implemented a relative concise system.

4Note: in the discussion followed, although pSOS is used, the mapping rules are similar when applying them to other real-time OS environments such as VxWorks.
The view meta-process was not implemented considering its side-effect on the code modularity and reusability.

3.3 Optimization Issues

To optimize the performance, we deliberately require the SDL user to specify the receiving process PID. The idea is that no routing function needs to be performed to search the receiver in an embedded environment. However, we did implement the full-SDL routing semantics for those who desire to use.

4 Experiment Results and Analysis

We have used a classic example in the SDL literature [8] [6] AccessControl system to perform some preliminary performance analysis. Following are the major points to be discussed:

- Outline of system requirements
- System description in SDL
- Measurements of generated pSOS application code
- Runtime performance data analysis, such as system call frequency, input queue length, and response time

At the end of this section, some comparison data analysis is expected. A performance analysis for generated system with or without routine module is given. We also report how the performance was improved by introducing a static-dynamic combined mechanism to optimize the performance and maintain the SDL semantics.

5 Conclusion and Future Work

We think the method using SDL with the companion tool to a large extent will improve the quality, lead time, and cost for engineering embedded systems.

However, there are other issues and areas to be further studied in this direction. The following list is intended to shed some light on what we feel should be focused:

- Automatic generating distributed applications for multi-processor architecture;
- Process-task grouping rules and realization
- Code optimization

Acknowledgements

Special thanks go to our colleagues Olle Hydbom and Jan Karlsson at TeleLOGIC for their kind support and work in making changes in code generator. We would like to thank Dong Parker and Manish Vadeya from Integrated System for the discussions with them and their comments and suggestions

References


Practical Formal Development of Real-Time Systems

S. P. Bradley       W. D. Henderson       D. Kendall       A. P. Robson

Department of Computing
University of Northumbria at Newcastle
Newcastle-upon-Tyne, NE1 8ST, UK

Abstract

The complexities of real-time systems are such that it is often thought necessary to give a formal justification of their correctness, especially if they are to be used in a safety-critical environment. In this paper we describe our work on a formally based design method for real-time systems which allows the timing aspects of a concurrent system to be mathematically described and verified, as well as semi-automatically implemented. Our design language, AORTA, is a timed process algebra, with features to ensure that all designs can be implemented. A predictable real-time kernel is also described, which is used in the construction of a system from an AORTA design, and which allows the timing of the implementation to be verified.

1 Background and motivation

There is much existing work on methods for real-time systems, both on the theoretical aspects of verifying the correctness of a real-time system [1], and on the practical ways of guaranteeing performance via a real-time kernel [2], but little that links the two. If practical formal techniques are to be found for real-time systems, then both high-level, more theoretical aspects must be considered as well implementation performance issues such as scheduling. There is some work which attempts to link the higher and the lower level, such as the implementation of formal models by compilation of (untimed) LOTOS [3, 4], or the overall system design methodology of the (non-formally based) MARS project [5], but we are not aware of any work that addresses the practical design, implementation, and formal verification of a time-critical system. In response to this apparent lack, we have developed a formal design language based on process algebra called AORTA (Application Oriented Real-Time Algebra) [6], with the specific aim of providing a complete route from a (timed) formal specification to a verified implementation.

The first goal of our project has been to provide a means of producing a real-time system from its formal expression in AORTA, as most of the existing theoretical work covers the verification of a design with respect to a formal specification. Work on real-time kernels has made advances in ensuring that processes will get through their work as quickly as possible. Sometimes, however, this is at the expense of making the scheduling arrangements too complex to be able easily to provide reliable predictions about the performance of an interacting set of processes. Whilst priority-based scheduling algorithms may be provably optimal, it is not always optimality that is important — in particular, predictability of time-critical systems can be crucial. On this basis we have reverted to a very simple yet predictable fixed time-slice round-robin scheduler, so that timing is easier to predict, as the performance of each process does not depend on the performance of others except at explicit communication or synchronisation points. The efficiency sacrificed in using such a scheduling mechanism is balanced with the reduced cost of developing a verified system; as hardware costs are relatively low compared with development costs, we feel that this tradeoff is often justified.

The kernel also provides sound, safe and predictable communication primitives, based on Ada style synchronous communication, which correspond directly to the communication constructs in the AORTA design language. Together with a timeout facility, this provides a direct route to implementation, by C code generation from the AORTA design. Although the AORTA design only deals with the timing and inter-communication of the processes, the sequential code within a process is included in a manageable way, and the timing of non-generated code is verified by a combination of bounds on processing time of the code and the processing distribution figures available for the kernel in [7].
2 The AORTA design language

Timed process algebras are widely known, but are usually used for modelling or specifying real-time systems, rather than designing them. Our language, whilst having some features in common with timed (and untimed) process algebras, is distinguished by its implementability. There are two main points of difference, the first being that the number of processes within a system is constant throughout the lifetime of the system, making processor allocation, and hence computation times, easier to verify. Secondly, all timings in the design can be expressed as upper and lower bounds, rather than exact figures, as in reality bounds can usually be given, where precise figures may not exist. It is this representation of time bounds which is most problematic in existing timed process algebras.

In order to keep the model of the timing tractable, data within a system is not represented in AORTA, with all computation being represented only by the (bounds on the) amount of time required to complete it. Within each process communication is represented by the name of the gate on which communication is to take place, and bounds are placed on the amount of time between both sides of the communication being ready, to the communication actually taking place. Processes are written in a simple equational format, similar to that used in many other process algebras. A process written

\[ \text{Convert} = \text{in.} [100,150] \text{out.Conver} \]

will wait for communication on its in gate, before doing some computation which lasts for between 100 and 150 milliseconds (any time units, discrete or dense may be chosen for a design — [0.1,0.15] would be an equally valid expression) and offering communication on its out gate. Once this second communication has taken place the process will start again waiting for an in communication. This is how a process which accepted temperature data and converted it to a different format would be expressed. The bounds on communication times are given by a separate function which takes a gate identifier and returns a time interval.

A choice construct is provided, similar to the $+$ of CCS and the select statement of Ada, which allows several possible communications to be offered. The future behaviour of the process depends on which is completed first. Timeouts may also be defined, so that if none of the communication choices offered are taken up within a certain time, then control passes to another branch. Again, exact figures are not usually available for occurrences of timeouts, so bounds are used instead. If our Convert process is to accept input or allow its conversion mode to be changed, this would be written

\[ \text{Convert} = \text{in.}[100,150]\text{out.Convert} + \text{mode.}[300,400]\text{Convert} \]

where the reconfiguration procedure takes between 300 and 400 milliseconds. If the data offered on the out gates is also to be kept up to date then it may need to be refreshed every 1.5 seconds or so, which is achieved by adding a timeout to the out communication:

\[ \text{Convert} = \text{in.}[100,150] (\text{out.Convert})[1450,1560] \text{Convert} + \text{mode.}[300,400]\text{Convert} \]

where 1450 and 1550 are estimates on the bounds which can be placed on a timeout of about 1500 milliseconds.

The last construct which can be used in the definition of individual processes is a data-dependent choice, used where the flow of control of the process depends on the value of some data in the system. Data is not modelled in AORTA, so this is essentially a nondeterministic choice as far as the process algebra is concerned. The choice between two possible behaviours is represented by $+$, so that if our Convert process is to give a warning if the value that it finds is outside a certain range, this would be written

\[ \text{Convert} = \text{in.}(\text{Convert2} + \text{warning.Convert2}) + \text{mode.}[300,400]\text{Convert} \]

\[ \text{Convert2} = [100,150] (\text{out.Convert})[1450,1560] \text{Convert} \]

A system usually consists of the parallel composition of two or more processes; this is represented using the traditional process algebra bar $|$, with a connection set showing pairs of gates which may communicate. This explicit connection of gates allows for a more efficient implementation, and simplifies verification. The connection set is represented by pairs of gate identifiers written in angle brackets after the processes of the system. A plant control system incorporating the Convert process with a Control process and a Datalogger process, is written as follows:

\[ \text{Tempsys} = (\text{Control} | \text{Convert} | \text{Datalogger}) <(\text{Control.chanem,Convert.mode}) \]
The ordering of the pairs of gates is not important, and not all gates of the processes need be connected; those left free will have to communicate with the environment, like the in gate of our Convert process. Figure 1 gives a diagrammatic representation of Tempsys.

3 Implementation and the kernel

As the main point of the AORTA design language is its implementability, we outline here the kernel which we have written which allows AORTA designs to be verifiably implemented. We mentioned earlier that we have adopted a very simple approach to scheduling in order to be able easily to verify the performance of each of the processes. This is achieved by using a fixed time-slice round robin scheduler, where a fixed schedule of processes is executed on the kernel at a fixed frequency, so that each process has a guaranteed amount of processing time per unit real time, unaffected by the performance of the other processes. For a given amount of processing time required, bounds can be put on the amount of real time required, so that the timing of a piece of sequential computation can easily be verified given the processing requirements of that computation. Bounds on the computation time required for a piece of code can be found using techniques such as described in [10].

At each scheduling point, the kernel checks through the list of connected gates to see if there is a pair which is ready; if there is then it effects the communication, signalling to the processes involved that it has taken place, and disables communication on gates which were in choice with the successful gates. It then looks for possible external communications (on gates that are left unconnected) before looking through the list of timeouts to see if any have exceeded their time limit. By checking for communications and timeouts at every reschedule, bounds can be placed on the time for a communication to take place once enabled, and for a timeout to come into effect.

Communication primitives are offered by the kernel as C functions which are called from the processes. The calls to the kernel are generated automatically from the design, along with the parameters of the kernel, such as the number of processes, and the gates which are to be connected. Details such as the code to be executed as part of a computation delay, the data to be passed in the communication, and the conditions for a data-dependent choice are attached as annotations to the design. They have no interpretation in the formal semantics, where they are viewed as comments, but they allow the code to be included in the correct place without having to edit the code generated from the design. Putting the kernel together with the generated code allows an implementation to be generated automatically from an annotated design. The pieces of sequential code still have to be hand constructed, but once written, their timing, and hence the timing of the whole system can be verified.

4 Current and future work

The work on providing a route from design to implementation is complete, so that a system can be built automatically from its design. Although all of the verification methods are manually available, they have not yet been integrated into a single tool. The verification of an AORTA design will be addressed soon, but there is currently a simulator tool, which allows a design (including its timing) to be tested out by a user as the first step in a verification process. It is hoped that existing formal verification methods (such as [8, 9]) may be applicable. Figure 2 shows how the work fits together: arrows going downward represent implementation, arrows upwards verification; solid arrows indicate currently available routes, automated where appropriate, and the dashed arrows represent possible future pieces of work. Other implementation routes may be the subject of future work, such as distributed implementations or kernels based on other scheduling mechanisms. One particularly interesting piece of future work would be the integration of existing formal methods for developing sequential code (such as Z [11] or VDM [12]) with AORTA, so that the timing of a system and its functional correctness could be verified in a unified way.
Figure 1: Connectivity of Tempsys

Figure 2: AORTA within a real-time design methodology
Acknowledgements

The authors would like to thank the University of Northumbria at Newcastle and Northern IT Research for their financial support, and the anonymous reviewers for their comments.

References


Real-Time Communication in FDDI-Based Reconfigurable Networks *

Wei Zhao, Amit Kumar, Gopal Agrawal,
Sanjay Kamat, Nicholas Malcolm, and Biao Chen
Department of Computer Science
Texas A&M University
College Station, Texas 77843-3112

Abstract

We report our ongoing research in real-time communication with FDDI-based reconfigurable networks. The original FDDI architecture was enhanced in order to improve its fault-tolerance capability while a scheduling methodology, including message assignment, bandwidth allocation, and bandwidth management is developed to support real-time communication. As a result, message deadlines are guaranteed even in the event of network faults.

1 Introduction

Computer networks employed in mission-critical systems must meet stringent timing requirements which arise due to the communication between real-time tasks executing on different network nodes. In this paper, we report our work aimed at addressing issues related to fault-tolerant guarantees of synchronous message deadlines in FDDI-based networks, i.e., the transmission of messages before their deadlines, even in the event of network faults.

FDDI is an ANSI standard [4] for a 100 Mbits/sec fiber optic token ring network. FDDI is a good candidate for mission-critical real-time applications, due not only to its high bandwidth, but also to its property of bounded token rotation time and its dual ring architecture. The bounded token rotation time [20] provides a necessary condition to guarantee hard real-time deadlines, while the dual ring architecture allows the maintenance of continuous real-time service under some failure conditions. Several new civilian and military networks have adopted FDDI as the backbone network. In particular, FDDI has been adopted by the Survivable Adaptable Fiber Optic Embedded Network (SAFENET) [18]. SAFENET is a military standard for computer networks developed with the Navy's Next Generation Computer Resources (NGCR) program.

Although indispensable, the bounded token rotation time and the dual ring architecture alone are inadequate for guaranteeing message deadlines. Several critical issues must be addressed in order to achieve this objective.

- **Fault-tolerance capability must be enhanced.** With the FDDI architecture, only one trunk link fault can be tolerated. Two trunk link faults cause the network to become disconnected. Furthermore, under the current standard, upon the occurrence of a fault, the detection and recovery processes may take several seconds to complete. This is too long to be able to satisfy message deadlines in many hard real-time applications.

- **Message transmission must be properly scheduled.** Message scheduling includes the arbitration of network access for each node, and the control of the length of transmission by each node. The deadlines of messages can be met only if access arbitration and transmission control are performed properly [17].

The above issues are addressed in our project. In particular, we enhance the FDDI architecture in order to improve its fault-tolerance capability. Furthermore, we develop a scheduling methodology to ensure the satisfaction of message time constraints. This work complements previous work on the design of real-time communication networks [1, 6, 7, 8, 9, 12, 13, 14, 19, 21, 23, 24, 25, 26]. For a recent comprehensive survey, the reader is referred to [17].

2 FBRN: An Enhanced FDDI Architecture

We have designed an enhanced network architecture called **FDDI-based reconfigurable network (FBRN)** [11]. An FBRN uses multiple FDDI trunk rings to connect network stations. Specifically, n stations are connected using r FDDI trunk rings. Figure 1(a) shows an FBRN with four FDDI trunk rings connecting four stations. Each station has certain reconfiguration capabilities that provide an additional level of fault-tolerance over that provided by the FDDI wrap-up operation. In the case of (multiple) link

*This work was supported in part by AFOSR under Grant F49620-92-J-0385, ONR under Grant N00014-92-J-4031, and an Engineering Excellence Grant from Texas A&M University.

1An FDDI trunk ring can recover from a single trunk link fault by wrapping up its dual counter-rotating loops [5].
faults, our FBRN automatically detects the occurrence of faults and recovers by reconfiguring the trunk ring connections. This is achieved by judiciously reconnecting the fault-free segments of trunk rings that could not be recovered by the normal FDDI wrap-up operation. Figure 1(c) demonstrates the reconstruction of such a trunk ring.

Both analytical and simulation data show that our FBRN can sustain a greater number of faults as compared to an ordinary FDDI network. For example, an FBRN consisting of 20 nodes and 4 FDDI trunk rings can still provide, on average, 200 Mbps of transmission bandwidth even if the network has suffered more than 10 link faults.

An FBRN can be implemented using existing FDDI concentrator technology. Each node in the FBRN network consists of an enhanced concentrator through which the multiple FDDI trunk rings pass. The concentrator has the capability to reconfigure the connections (paths) among its various ports. A configuration monitor, resident on each FBRN concentrator, uses this ability to route packets among the fault-free ring segments incident on the node. Further details on FBRN implementation are discussed in [11].

We develop a methodology for scheduling message transmissions in an FBRN network so that message time constraints are guaranteed. The methodology consists of the following components:

- **Message assignment method.** To provide deadline guarantees in the presence of trunk link faults, we have to exploit the multi-ring architecture and the fault management mechanism.

  Note that once an FDDI trunk ring is disabled due to faults, messages can only be transmitted on other rings before the faulty ring is recovered. If all rings are fully utilized before the faults occur, it is not possible to transfer message traffic from a faulty ring to a non-faulty ring. Hence, some of the messages will have to be dropped. We assume that when the network is in a faulty state (i.e., some of the FDDI trunk rings are disabled), only a subset of messages that are critical to the mission will be transmitted. The deadlines of critical messages must be guaranteed at all times, including during periods of fault detection and recovery. The objective of this part of the study is to properly assign critical and non-critical messages to FDDI trunk rings so that the deadlines of all messages are met when the network is fault-free, and at least those of critical messages are met when the network is faulty.

  There are three possible methods for achieving this objective:

  - **Fully redundant assignment.** A possible solution is to transmit each critical message over several rings so that when some of the rings are not available, message deadlines are still guaranteed because the messages are transmitted via at least one available ring. This solution is the simplest but it results in wasted bandwidth when there is no fault.

  - **Dynamic reassignment.** Another solution is to dynamically reallocate the messages from one ring to another once a fault is detected. This solution allows better utilization of FDDI rings when there is no fault, but cannot be applied to those applications where the deadlines of critical messages are too small to tolerate any delays caused by fault detection and dynamic reallocation.

  - **An integrated method.** An alternative is to combine the fully redundant method with the dynamic reallocation method. Critical messages with small deadlines are assigned to several rings, and dynamic reassignment is performed for other messages when a link fault occurs on one ring. This method achieves better utilization of the network bandwidth than the fully redundant method, while overcoming the shortcomings of dynamic reallocation.

We are currently comparing and evaluating the performance of these three approaches in terms of their effectiveness in utilizing the network during both normal and faulty conditions, and in terms of their run-time overhead.
• Bandwidth allocation method.

Once a message is assigned to a particular FDDI trunk ring, its deadline cannot be automatically guaranteed, even though FDDI has a property of 'bounded token rotation time.' Guaranteeing message deadlines is also dependent on the appropriate allocation of the synchronous bandwidth to the nodes. If the source node of a message is allocated insufficient synchronous bandwidth, it may be unable to complete the transmission of real-time messages before their deadline. On the other hand, allocating excess synchronous bandwidths to the nodes could increase the token rotation time, which may also cause message deadlines to be missed.

Over the past two years, extensive studies have been carried out on this subject. The first comprehensive study on synchronous bandwidth allocation for FDDI was reported in [1]. In [5], an optimal bandwidth allocation algorithm was studied. An optimal algorithm can guarantee deadlines for all messages assigned to an FDDI ring whenever there is an allocation method that can do so. However, the optimal algorithm is complicated and may not be feasible for on-line use. Consequently, in [2], a localized bandwidth allocation method was developed. A localized scheme uses the information local to a node to allocate its synchronous bandwidth. An advantage of localized schemes is that a node can freely change its message parameters and its synchronous bandwidth (as long as the network utilization is within the given bound) without disturbing the operation of other nodes. In [10, 15, 16, 22], extensions were made to the case where messages may have arbitrary deadlines (i.e., the deadlines need not be equal to the periods).

• Bandwidth management.

In the above studies of synchronous bandwidth allocation, it was shown that an FDDI trunk ring where a node may have zero, one, or more streams of synchronous messages can be transformed into a logically equivalent network with one stream per node. This assumption of one stream per node was used to simplify the analysis without loss of generality. However, in practice, having multiple message streams on a node may cause problems. In all the current implementations of the FDDI MAC component, a FIFO queue is used for out-going messages. Furthermore, the FDDI MAC component cannot distinguish between messages from different applications and has no knowledge of the bandwidths allocated to those applications. Whenever the token arrives at a node, the MAC transmits messages in the order of the FIFO queue until it exhausts its total bandwidth. As a result, if messages at the front of the queue are long, messages in the later part of the queue may not be transmitted on time, and hence may miss their deadlines.

In order to resolve this problem, we need to manage the use of bandwidth at run-time. The particular management functions are: 1) to fragment a message into units of the size of the synchronous bandwidth allocated to the application that generated that message, and 2) to reorder these fragments appropriately before transmission. This reordering is done to arrange the fragments in a sequence equivalent to the transmission sequence that would result if each of these applications were considered to be executing on a separate node. As a result of this fragmentation and reordering, each application is able to transmit a portion of its messages every time the token is received. This ensures that each application is allowed to utilize the synchronous bandwidth allocated to it.

In our current implementation, the bandwidth management is accomplished by adding a synchronous server (SS), which is a preprocessing module at the application layer. The server receives messages from different applications on the node, fragments the messages, and reorders the fragments as mentioned above, before forwarding them to the device driver.

4 Final Remarks

Finally, we would like to point out that the architecture of our FBRN network is consistent with existing FDDI hardware. Our scheduling method is compatible with the FDDI/SAFENET standard. Hence, the results obtained from our work will be immediately applicable to the design and analysis of distributed hard real-time systems where FDDI/SAFENET networks are used. In fact, SAFENET has adopted our bandwidth allocation method [16], while it is currently considering our FBRN fault management method.

References


Session IV: Timing Analysis

Chair: Stuart Faulk

SPC
Correlation Analysis Techniques for Refining Execution Time Estimates of Real-Time Applications *

Rajiv Gupta               Prabha Gopinath
Dept. of Computer Science SSDC Honeywell Inc. MN65-2300
University of Pittsburgh 3660 Technology Drive
Pittsburgh, PA 15260      Minneapolis, MN 55418

Abstract

Scheduling techniques based upon worst case execution times, as are commonly used in real-time applications, often result in severe underutilization of the processor resources since most tasks finish in much less time than their anticipated worst-case execution times. In this paper we describe techniques for identifying correlation among the executions of various statements within a program. We demonstrate how this information can be used to refine the estimate of remaining worst case execution time of a real-time task as the execution of the task progresses. Refined estimates can be used at run-time to achieve better utilization of the system and early failure detection and recovery.

1 Introduction

The success of real-time application software depends on its ability to produce a functionally correct result within definite timing constraints. Hard real-time applications, especially embedded applications, interact with and influence the environment in which they execute. Consequently, safety and timeliness of execution are critical issues since failures have the potential to cause damage. A process in a real-time application has timing-related constraints, such as an Earliest-Start-Time (EST) and a Deadline (DL). It must execute subject to these time constraints and any failure to do so, a deadline failure for instance, constitutes a failure.

The traditional approach to guaranteeing deadlines is to obtain the worst case execution time estimates (WETs) for the individual processes and manually lay out the various execution timelines. While this solution does ensure that the specific set of processes meet their deadlines, there are several obvious problems with such an approach. It does not scale conveniently as the system gets larger[8]. It also often results in severe under-utilization of the system since tasks typically complete in much less time (sometimes orders of magnitude less) than their WETs would indicate [5]. Another problem with the above approach to scheduling based on worst-case execution times arises when a task for some reason, perhaps owing to resource sharing delays, exceeds its WET. This results in deadline failure, but such a failure is noticed very late in the task's lifetime. This reduces the time available to take remedial action. One common solution to this is to add a safety margin by increasing the WET of a task by some arbitrary percentage. This approach further exacerbates the underutilization problem.

In order to address the above problems researchers have proposed run-time refinement of execution time estimates based upon monitoring information [4] [5] [7]. We had introduced a technique called Compiler Assisted Adaptive Scheduling (CAADS) [4] using which execution times of the various parts of the program are determined at run-time. If time savings are observed at run-time, they can be used to accommodate newly arriving tasks. On the other hand, if the estimate of the remaining worst case execution time (RWET) of the task is too high, then the decision to abort an executing task is made.

The RWET values will often be much higher than actual remaining execution times. In this paper we present techniques for identifying parts of a program whose executions are correlated with one another. At any given point during the execution of a task, based upon the execution path followed so far and the correlation information, the execution paths that can be followed during the remainder of the task are predicted. This information is then used to estimate the worst case execution time of the remainder of the task, to perform such adaptations as may be required to ensure that deadlines are met, to pre-schedule other related processes, and to pre-allocate resources for this and

---

*Partially supported by National Science Foundation Presidential Young Investigator Award CCR-9157371 to the University of Pittsburgh.
other processes.

Evidence that a significant degree of correlation exists in programs has been recently provided by Pan et al [6]. They found that correlation information significantly improved the accuracy of branch prediction. Their results show that as compared to 2-bit counter-based prediction scheme, the correlation-based branch prediction achieved 11% additional accuracy. In this paper we propose to utilize correlation information for improving RWET estimates. In order to do so we must identify correlation present in a program. Correlation can be detected at compile-time through static analysis techniques and at run-time using profiling techniques. Surprisingly, many of the opportunities for correlation identified by Pan et al [6] using run-time history can also be identified through compile-time analysis of a program. However, Pan et al [6] did not develop any techniques for identifying correlation through program analysis. In this paper we develop such techniques.

In section 2 we identify the type of correlation information that is useful for refining RWETs and we briefly illustrate how correlation information is used to carry out the refinement. In section 3 we consider an important class of correlations and illustrate the problems that a compiler faces in recognizing these correlations. We briefly outline our approach for compile-time analysis for detecting these correlations. Due to space limitations we will not discuss profiling techniques for correlation detection. Although it is obvious that correlation can be detected through profiling, how to do so efficiently is a challenging problem. Therefore in this respect our efforts are focused on introducing minimal program instrumentation necessary to collect profile data.

2 Exploiting Correlation Information for Refining RWETs

Intuitively, the correlation between two events, \( E_1 \) and \( E_2 \), exists if the outcome of \( E_1 \) determines the outcome of \( E_2 \) under some execution. Thus, correlation between \( E_1 \) and \( E_2 \) can only exist if after event \( E_1 \) has taken place event \( E_2 \) can occur. Although it is possible to determine correlation between arbitrary events in a computation, we concentrate on events that effect the execution time of a computation. This approach applies to both sequential and parallel programs. Some examples of events for which correlation values may be useful are as follows:

- The correlation between execution of a statement \( S \) (or a set of statements), and the true/false evaluation of a branch \( B \) in a sequential program, denoted as \( S \rightarrow B^{T/F} \).
- The correlation between execution of a statement \( S \) outside a loop \( L \) and the number of loop iterations, denoted as \( S \rightarrow \text{Iter}(L) \).
- The correlation between the call site of procedure \( P \) and the true/false evaluation of a branch \( B \) in \( P \), denoted as \( \text{CallSite}(P) \rightarrow B^{T/F} \).
- The correlation between execution of a statement \( S \) and creation of a task \( T \) in a parallel program, denoted as \( S \rightarrow \text{Create}(T) \).

We consider the first kind of correlations listed above in the remainder of this paper. However, the broad principles that are used to handle the first kind of correlations are also applicable to other kinds of correlations. The code fragment shown in Figure 1 illustrates the utility of correlation information in estimating RWETs. Each statement is the figure is labeled as \( S#(\text{time}) \), where time is the execution time of the statement. There is a correlation between the execution of statement \( S_1 \) and the false evaluation of the branch \( S_4 \) nested inside the for loop, that is, \( S_1 \rightarrow B_{0}^{T} \). The RWET immediately preceding the for loop must be considered as 400 time units if no correlation information is available since in this situation we must assume that \( S_4 \) is executed during each iteration of the loop. However, once having recognized that there is a correlation between the execution of \( S_1 \) and the false evaluation of \( B_0 \), we can obtain a better RWET estimate. By recognizing that \( S_1 \) has been executed at run-time, we can consider the RWET preceding the for loop to be 300 time units instead of 400 time units.

\[
\begin{align*}
S_0(1): & \text{ if } (...) \{ S_1(1): \ a = 0 \} \\
S_2(1): & \text{ for } (i = 1; i \neq 101; i++) \{ \\
& \quad S_3(1): \ldots \\
& \quad B_0(1): \text{ if } (a! = 0) \{ \\
& \quad \quad S_4(1): \ldots \\
& \quad \} \\
& \} \\
\end{align*}
\]

Figure 1. Estimating RWET using Correlation.

The above example illustrates a common situation that Pan et al [6] observed in many SPEC integer benchmark programs such as the gnu C-compiler, eqtott, 11 etc. Very often there are statements that assign constant values to variables that are typically flags. Later in the program the flag is checked to determine whether or not a body of code should be executed.
3 Computing Correlation Information

In this section we describe various situations in which there is a correlation between the execution of an assignment statement and the true/false evaluation of a branch encountered later in the program. With each different situation the compiler is faced with different challenges. The solutions to these challenges are integrated to develop an algorithm which is also presented in this section.

The basic approach taken by the compiler is to first identify the conditional branches whose outcome significantly affects the program execution time. Next in order to predict each such branch the compiler examines the assignment statements that directly or indirectly affect the values of variables referenced by the branch condition. In other words, given a branch B, we must search for a statement S such that S → B^T/F exists.

1. Directly Affecting Constant or Non-constant Assignment: If S assigns a value to a variable which is compared with a constant or another variable to determine the outcome of B, and the outcome can be determined at compile-time then we have identified a correlation S → B^T/F. The example in Figure 1 illustrated this situation. Application of symbolic evaluation can expose correlations that are not as readily observable as the case in Figure 1. For example in Figure 2a the correlation S2 → B^T requires symbolic evaluation of the branch condition.

\[
\begin{align*}
S0: & \text{...} \\
S1: & \text{if (..) \{ S2: y = a + 1 \}} \\
B0: & \text{if (y != a) \{ S4: ... \}}
\end{align*}
\]

Figure 2a. Correlation Detection Requiring Symbolic Evaluation.

\[
\begin{align*}
B0: & \text{while (not done) \{} \\
& \text{S1: ..} \\
& \text{S2: if (..) \{ S3: done = true \}} \\
& \text{S4: ..} \\
\}
\end{align*}
\]

Figure 2b. Correlation Indicating Loop Termination.

In example shown in Figure 2b the correlation S3 → B^T can be detected. The correlation essentially identifies the loop termination condition. The worst case execution time of the while loop can be computed accurately using this information. To compute the worst case time we should assume that the if-condition in S2 evaluates to false in all iterations but the last. If correlation information was not available, we would have assumed true evaluation for the if-condition during all loop iterations for computing the worst case execution time.

2. Directly Affecting Multiple Assignments: In some situations the branch condition may reference multiple variables and hence correlation relationship may involve more than one assignment statement. The example in Figure 3 taken from SPEC benchmark qntott illustrates this situation. The branch S4 evaluates to false if statements S1 and S3 are executed, that is, S1 ∧ S3 → Exec(B^T/F). In this situation the compiler must find all definitions of each variable used in a branch that reach the branch. Next a combination of assignment statements corresponding to the variables are selected such that the corresponding values of variables enable the evaluation of the branch and the execution of these statements is not mutually exclusive. Each such selection provides us with a correlation that allows the prediction of branch outcome under certain conditions.

\[
\begin{align*}
S0: & \text{if (aa==2) \{ S1: aa = 0 \}} \\
S2: & \text{if (bb==2) \{ S3: bb = 0 \}} \\
B0: & \text{if (aa!=bb) \{ S5: ... \}}
\end{align*}
\]

Figure 3. Correlation Involving Multiple Assignment Statements.

3. Indirectly Affecting Assignments: In some situations in order to identify correlations we need to compute a program data slice [9] which identifies all those statements that directly or indirectly influence the values of variables used in a branch condition. Consider the example shown in Figure 4. The program slice for the value of y in S5 is includes statements S1, S2 and S4. By systematically searching this slice we can determine that the execution of S1 followed by the execution of S4 will cause branch S5 to evaluate to true, that is, S1 ∧ S4 → B^T. As we can see this situation can’t be handled by earlier techniques discussed in this section.

\[
\begin{align*}
S0: & \text{if (..) \{ S1: x = 1 \}} \\
& \text{else \{ S2: x = a \}} \\
S3: & \text{if (..) \{ S4: y = x \}} \\
B0: & \text{if (y==1) \{ S5: ... \}}
\end{align*}
\]

Figure 4. Indirect Correlation Requiring Program Slicing.
The above example illustrates that in order to detect all correlations we must consider both statements that directly influence the branch variables and those that indirectly influence them. By combining the ideas of symbolic evaluation, multiple assignments and direct/indirect influences we develop a general algorithm for identifying correlations. The main steps of the algorithm are as follows:

1. A control flow graph (CFG) representation of the program is constructed [1].
2. The program is converted to static single assignment (SSA) form [2]. The conversion of a program into this form guarantees that each variable is reachable from a single definition of that variable, that is, the definition-use relationships in the program are explicit in the program. This representation simplifies the algorithms used in future steps. To achieve this goal a $\phi$ function corresponding to a variable is introduced at a join point if different definitions of the variable reach the join point along different paths. The $\phi$ function indicates the selection of the appropriate value of the variable based upon the path along which the control reaches the join point.
3. Using some simple heuristics, the branch conditions whose results are likely to affect the execution time of a program significantly are identified.
4. For each of branch condition, $B$, identified in the preceding step, we identify the statements that influence its outcome as follows.
   
   - For each variable $v$, used in branch $B$, we compute the corresponding data slice, $DS(v)$. The data slice contains all statements that directly or indirectly lead to the computation of the value of $v$ used in the branch condition. Thus, the data slice is computed by taking a closure of data dependences for the variable [9].
   
   - Corresponding to each variable $v$, we compute for the data slice $DS(v)$ and forward substituting expressions, we generate a set of symbolic expressions, $SE(v)$, that represent the value of variable $v$ at $B$ under various program executions. The set of control conditions that must hold for a given expression $e \in SE(v)$ is denoted as $CC(v,e)$. Depending upon the complexity of $SE$ and $CC$ sets that one is willing to allow, we may devise algorithms for computing $SE$ and $CC$ sets with varying degree of complexity. We intend to include only those expressions in $SE$ for which the corresponding control condition in $CC$ includes a single predicate. The reason for this restriction is that the run-time overhead associated with capturing control conditions at run-time can be limited through this assumption. Special consideration of loops is required during the generation of $SE$ sets. Expressions from loops are only forward substituted if they represent invariant computations. This condition ensures that the presence of loops does not generate unbounded number of expressions in the $SE$ sets.
   
   - For each combination of expressions for the branch variables, taken from their respective $SE$ sets, we attempt an evaluation of the branch condition $B$ using symbolic analysis. Based upon these evaluations we prepare a set of combinations $EVAL(B)$ for which the branch was successfully evaluated using symbolic analysis.
   
   - For each possible combination of variable expressions in $EVAL(B)$, identified in the preceding step, we check the control conditions ($CC$s) under which the expressions hold to ensure that the branch variables can simultaneously hold these values in some program execution. If the control conditions can hold simultaneously, we have identified a possible correlation under which the outcome of the branch condition $B$ can be predicted.

The above discussion provided the main steps for correlation detection. The details of the various steps are omitted due to space limitations. In Figure 5 we present an example to briefly illustrate the above algorithm. The SSA for of the code fragment in Figure 5a is given in Figure 5b. Due to the renaming of variables and the introduction of $\phi$ functions, the data flow relationships have been made explicit. The $SE$ and $CC$ sets for the three branches are given in Figure 5c. Using the $SE$ values we evaluate the branches and get the true/false evaluations of branches in the instances shown in Figure 5d. After checking the feasibility of these evaluations we detect the correlations listed in Figure 5e.

```
S0: read y
S1: inc = 1
B0: if (y > 0) { S2: z = 1; S3: w = 2; S4: x = y - inc }
    else { S5:x=2; S6:w=1; S7: x=y+inc }
B1: if (x < y) { ... }
B2: if (w = z) { ... }
```

*Figure 5a. Example Program.*
S0: read y
S1: inc = 1
B0: if (y > 0) { S2: z1 = 1;
    S3: w1 = 2; S4: x1 = y - inc }
else { S5: z2 = 2; S6: w2 = 1; S7: x2 = y + inc }
    z3 = \phi(z1, z2)
    w3 = \phi(w1, w2)
    x3 = \phi(x1, x2)
B1: if (x3 < y) {... }
B2: if (w3 = z3) {... }

Figure 5b. SSA form of the Program.

B0: SE(y) = \{ y \}
B1: SE(x3) = \{ y-1, y+1 \};
    CC(x3, y-1) = \{ y \geq 0 \}; CC(x3, y+1) = \{ y > 0 \}
    SE(y) = \{ y \}; CC(y, y) = \{ \text{true} \}
B2: SE(w3) = \{ 2, 1 \};
    CC(w3, 2) = \{ y \\leq 0 \}; CC(w3, 1) = \{ y > 0 \}
    SE(z3) = \{ 1, 2 \};
    CC(z3, 1) = \{ y \geq 0 \}; CC(z3, 2) = \{ y > 0 \}

Figure 5c. The SE and CC Sets.

B0: no evaluation achieved.
B1: x3 = y - 1 \Rightarrow B1^T
    x3 = y + 1 \Rightarrow B1^F
B2: (w3, z3) = (2, 1) \Rightarrow B2^F; (w3, z3) = (2, 2) \Rightarrow B2^T
    (w3, z3) = (1, 1) \Rightarrow B2^F; (w3, z3) = (1, 2) \Rightarrow B2^F

Figure 5d. Branch Evaluation.

B0: no correlation detected.
B1: S4 \rightarrow B1^T; S7 \rightarrow B1^F
B2: S2/S3 \rightarrow B2^F; S5/S6 \rightarrow B2^F

Figure 5e. Correlation Detected.

S0: y = 1
B0: while (...) {
    B1: if (...) { S1: x = y + 1 }
    S2: ...
}
B2: if (x < 3) {... }

Figure 6. Forward Substitution in Loops.

The example in Figure 6 illustrates the detection of correlation in presence of a loop. If statement S1 is loop invariant and there are no other definitions of x in the loop, then we generate an expression for the value of x computed at S1. This results in the detection of correlation S1 \rightarrow B2^T. In all other situations the generation of expressions through the loop would have been discontinued and no correlation for B2 would have been detected.

4 Concluding Remarks

In this paper we have introduced compiler techniques for detecting and exploiting correlation information for refining RWETs. We did not consider parallel programs in this paper. However, methods for statically analyzing distributed programs including slicing algorithms also exist [3]. Thus we believe that with further research our approach can be extended to handle distributed programs.

References


Issues of Advanced Architectural Features in the Design of a Timing Tool*

Byung-Do Rhee  Sung-Soo Lim  Chang Yun Park
Sang Lyul Min  Heonshik Shin  Chong Sang Kim
Dept. of Computer Engineering  Dept. of Computer Engineering
Seoul National University  Chung-Ang University
Seoul 151-742, Korea  Seoul 156-756, Korea

Abstract

This paper describes a timing tool being developed by a real-time research group at Seoul National University. Our focus is on the issues resulting from advanced architectural features such as pipelined execution and cache memories found in many modern RISC-style processors. For each architectural feature we state the issues and explain our approach.

1 Introduction

In real-time computing systems, tasks have timing requirements (i.e., deadlines) that must be met for correct operation. Various scheduling techniques have been proposed to guarantee such timing requirements. In many cases, these scheduling techniques require that the worst case execution times (WCETs) of tasks be known a priori.

This paper describes a timing tool that is being developed by a real-time research group at Seoul National University. This timing tool aims at accurately calculating guaranteed worst case execution times of programs for computer systems that use modern RISC-style microprocessors. Our particular focus is on how the timing tool addresses the issues resulting from advanced features of these microprocessors such as pipelined execution and cache memory. There have been various approaches to predicting program execution times [2, 5, 8, 9, 11, 12]. However, their machine models were mostly CISC-style processors rather than RISC-style microprocessors.

This work was supported in part by ADD (Contract ADD-91-4-4) and KOSEF (Grant KOSEF-93-01-00-10).

2 Overview of the timing tool

Our timing tool, like [7, 8], is based on the timing schema [10]. The timing schema is a set of formulas for computing the time-bounds of programming constructs. For example, the time-bound of S: if (exp) then S1; else S2 is computed by the following equations:

\[
T(S) = T(S_{\text{then}}) \cup T(S_{\text{else}})
\]
\[
T(S_{\text{then}}) = T(\text{exp}) + T(\text{then}) + T(S_1)
\]
\[
T(S_{\text{else}}) = T(\text{exp}) + T(\text{else}) + T(S_2)
\]

where \( T(\text{exp}) \), \( T(S_1) \) and \( T(S_2) \) are the time-bounds of \( \text{exp} \), \( S_1 \), and \( S_2 \), respectively and \( T(\text{then}) \) and \( T(\text{else}) \) are the time-bounds to transfer control to \( S_1 \) and \( S_2 \), respectively. The operation \( \cup \) on time-bounds is defined as

\[
[a, b] \cup [c, d] \equiv [\min(a, c), \max(b, d)]
\]

Our timing tool consists of a compiler and a timing analyzer. The compiler is a modified version of
an ANSI compiler called 1cc [1]. This compiler accepts a C source program and generates the assembly code along with program structure information. Figure 1 shows a sample C program and the generated assembly code. Also shown in the figure is the program structure information in both textual and graphical forms. The timing analyzer uses the assembly code and the program structure information along with user-provided information (e.g., iteration counts of loop statements, WCETs of the library functions used in the program) to compute the time-bound of the program. The machine model currently supported in the timing tool is the MIPS R3000 CPU.

3 Pipelining effects

Due to data dependencies and resource conflicts within the execution pipeline, the execution time of a basic block will differ depending on which basic block among the possible basic blocks was executed prior to this basic block. In the original timing schema, it is difficult to accurately account for such timing variations since the basic object of the timing schema is a simple time-bound. To rectify this problem, we extended the original timing schema. In the extended timing schema, the basic object is a reservation table rather than a simple time-bound. The reservation table was originally proposed to describe and analyze activities within a pipeline [3] (cf. Figure 2). In the reservation table, the vertical dimension represents the stages in the pipeline and the horizontal dimension represents time. The shaded boxes in the reservation table specify the use of the corresponding stages for the indicated period of time. In our approach, reser-
vation tables are used to specify timing of instruction executions. In our timing tool, associated with each reservation table are its worst and best case execution times that are denoted by $t_{\text{max}}$ and $t_{\text{min}}$, respectively, in Figure 2.

The use of reservation tables as the basic objects of the timing schema allows us to rewrite the timing schema in such a way that takes into account the timing variation due to dependencies between programming constructs. For example, in the extended timing schema, the timing schema of $S_1: S_2$ is

$$R(S) = \{ r \mid r = r_1 \oplus r_2, r_1 \in R(S_1), r_2 \in R(S_2) \}$$

where $\oplus$ is an operation that concatenates two reservation tables giving another reservation table. $R(S_1)$ is the set of reservation tables corresponding to the set of the execution paths that might take the longest time among the possible execution paths in $S_1$. $R(S_2)$ is defined similarly. During each instantiation of the above timing schema, a check is made to see whether the resulting set of reservation tables can be pruned. A reservation table can be pruned if the worst case execution time of the reservation table is shorter than the best case execution time of another reservation table in the same set. Note that in such a case the execution path corresponding to a pruned reservation table cannot be the worst case execution path. Figure 3 shows an example of such pruning.

Likewise, the timing schema of an if statement $S$: if (exp) then $S_1$; else $S_2$ is

$$R(S) = \{ r_a \mid r_a = r_{\text{exp}} \oplus r_1, r_{\text{exp}} \in R(\text{exp}), r_1 \in R(S_1) \} \cup \{ r_a \mid r_a = r_{\text{exp}} \oplus r_2, r_{\text{exp}} \in R(\text{exp}), r_2 \in R(S_2) \}$$

where $\cup$ is the set union operation. As in the previous example, pruning is performed each time a new set of reservation tables is derived.

In the current implementation, not all the columns in the reservation table are stored. Instead only a first few columns whose timing behavior may be affected by the preceding basic block and a last few columns who may affect the timing behavior of the succeeding basic block are maintained.

4 Cache Memories

Our timing tool currently does not support cache memories that have been extensively used to bridge the speed gap between the processor and main memory. In a cache-based computer system, we need to know the cache hit or miss of each memory reference to locate the worst case execution path. Unfortunately such information is known only after the worst case execution path has been found due to history-sensitive nature of caches. This cyclic dependency, in many cases, yields a pessimistic estimation of WCETs [6]. To rectify the problem resulting from the cyclic dependency, we again extended the timing schema [4]. We will briefly describe the technique in the following.

In the proposed technique, associated with each statement is a set of atomic objects, each of which abstracts an execution path in the statement. Each atomic object consists of two sets of memory block addresses and an execution time estimate. The first set maintains the memory block addresses of the references whose hits or misses depend on the cache contents before the statement. In other words, this set maintains for each cache block the memory block address of the first reference to the cache block. The second set maintains the addresses of the memory blocks that will remain in the cache after the execution of
the statement. In other words, this set maintains for each cache block the memory block address of the last reference to the cache block. This is the cache contents that will determine the hits or misses of memory references from succeeding statements. The execution time estimate is an estimated time needed to execute the statement. In this estimate, correctly accounted for are the "guaranteed" hits and misses. However, the memory references whose hits or misses are not known (i.e., those in the first set) are conservatively assumed to miss in the cache in the initial estimate. This initial estimate is later refined as the hits or misses of those references are known in a later stage of analysis. This framework allows us to rewrite the timing schema so as to accurately analyze the timing behavior of cache memories. A detailed discussion of the resultant timing schema is beyond the scope of this paper and interested readers are referred to [4]. However, it is worth mentioning that the resulting timing schema is very similar to the one given in the previous section and that the two timing schemas can easily be combined.

5 Conclusion

In this paper, we explained the difficulty of accurately estimating the time-bounds of programs in RISC-based computer systems by using as an example the timing tool we are currently developing. Our particular focus was on pipelined execution and cache memories that are typical of RISC-based computer systems.

On the pipelined execution, we explained the limitation of the original timing schema and described an extension of it that is based on reservation tables. On the memory hierarchy, we explained why an accurate timing analysis is difficult in computer systems with cache memories and described our approach.

We expect that an accurate analysis of combined effects of pipelined execution and cache memory on program execution time will be possible when the planned extension of our timing tool is completed. This will allow RISC-style processors to be widely used in real-time systems without worrying about their unpredictable worst case performance.

References


Timing Analysis of Superscalar Processor Programs Using ACSR

Jin-Young Choi, Insup Lee, and Inhye Kang

Department of Computer and Information Science
University of Pennsylvania
Philadelphia, PA 19104-6389

Abstract

This paper illustrates a formal technique for describing the timing properties and resource constraints of pipelined superscalar processor instructions at high level. Superscalar processors can issue and execute multiple instructions simultaneously. The degree of parallelism depends on the multiplicity of hardware functional units as well as data dependencies among instructions. Thus, the timing properties of a superscalar program is difficult to analyze and predict.

We describe how to model the instruction-level architecture of a superscalar processor using ACSR and how to derive the temporal behavior of an assembly program using the ACSR laws. The salient aspect of ACSR is that the notions of time, resources and priorities are supported directly in the algebra. Our approach is to model superscalar processor registers as ACSR resources, instructions as ACSR processes, and use ACSR priorities to achieve maximum possible instruction-level parallelism.

1 Introduction

Instruction-level parallelism is widely used in superscalar processors to improve execution speed. Superscalar processors realize instruction-level parallelism by replicating functional hardware and by overlapping instruction execution stages in pipeline [7, 5, 8]. Consequently, multiple instructions can be issued and executed simultaneously in superscalar processors. The degree of parallelism depends on the multiplicity of hardware functional units as well as data dependencies among instructions. One of difficulties in using superscalar processors for time critical applications is that it is difficult to predict the timing behavior of programs.

Our goal is to augment the Instruction Set Architecture (ISA) level [3] description with timing properties and resource constraints using a formal technique based on process algebra. We use ACSR, Algebra of Communicating Share Resources, because it includes the notions of time, resources and priorities. There are several advantages for using ACSR. First, the notion of ACSR resource facilitates the modeling of processors and instructions. A superscalar processor can be defined as a set of reusable resources such as registers. Then, an instruction can be represented by a process which acquires and consumes a subset of resources in time. Second, the concept of maximal resource utilization which is a fundamental idea for pipeline and superscalar processors, can be described. This is done using the notion of ACSR priority which allows the specification of scheduling among several possible alternatives. Third, ACSR has a proof technique that can be used to verify properties of instruction specifications written in ACSR. There also is an available tool, called VERSA [2], which allows the programmer to interactively execute, analyze, and rewrite ACSR specifications.

Our formal processor specification based on ACSR is useful in several areas. For instance, the specification provides an assembly programmer precise meaning of instructions with respect to timing behavior and resource use. This information is essential when a programmer wants to use the processor for time critical systems. Furthermore, the specification can serve as documentation between instruction set designer and hardware implementor. Since the ACSR interpreter already exists, the development of a timing analyzer for a new superscalar processor requires only a simple translator from instructions to ACSR processes. Finally, a translated superscalar program helps one to analyze a sequence of instructions in terms of data dependencies. Such data flow information is useful in code generation and optimization for compilers.

Our work was inspired by the pioneering work by Harcourt et al. which uses a process algebra called SCCS for instruction specification [4]. Our approach
differs from theirs as follows. Since SCCS does not have the notion of resources, they represent each resource using a binary semaphore process. The resulting specification becomes quite complicated and cumbersome. Our specification is clear and natural, because of the explicit notion of resources in the algebra. Furthermore, since SCCS does not have priority concept, they adapted a priority operator developed for CCS [1] in the context of SCCS. On the other hand, ACSR has the built-in notion of priority, which can be used to model the maximum parallel and pipeline execution of instructions.

To illustrate our approach, this paper uses a hypothetical superscalar processor, called ToyP, developed by Harcourt et al. [4]. The ToyP processor includes many features of commercial processors, such as delayed loads and branches, interlocked floating-point instructions, and multiple instruction issue. To simplify our presentation, we model only integer instructions such as add, move, load, store instructions. We assume that add and move instructions perform its task in a single instruction cycle, whereas memory-related instructions, load and store, need two instruction cycles.

The rest of the paper is organized as follows. In Section 2, we introduce a hypothetical ToyP superscalar processor and present a subset of ACSR and review some basic properties. Section 3 describes our approach for specifying instructions by using ACSR. In Section 4, we demonstrate how a ToyP program can be translated into ACSR and its execution simulated. Section 5 summarizes the paper and describes plans for future work.

2 ACSR for ToyP Processor

This section introduces the ToyP superscalar processor and our basic formalism ACSR, Algebra of Communicating Shared Resource.

ToyP: a Simple 32-bit Processor. ToyP was designed by Harcourt et al. to illustrate the specification of instruction-level parallelism [4]. ToyP is a simple hypothetical RISC with 32-bit instructions, memory word size, registers and addresses. To simplify our presentation, we only consider a subset of ToyP instructions: add, mov, load, store.

The instructions add and mov perform its task in a single instruction cycle, while memory-related instructions, load and store, need two instruction cycles. Thus, when a load or store instruction is executed, the result is available after 2 instruction cycles.

Algebra of Communicating Shared Resource. ACSR is a real-time process algebra that incorporates the notions of communication, concurrency, resources, and priorities into a single formalism. One of the important concepts in ACSR is shared resources. We briefly describe the subset of ACSR which we use to model microprocessor instructions; the detailed description and semantics of ACSR can be found in [6].

We consider a system to be composed of a finite set $R$ of registers with priority 1 in ToyP processor. An action is defined as a subset of $R$, that consumes one cycle of time. As an example, the singleton action, $\{(r,1)\}$, denotes the use of some register $r \in R$. For the simplicity, we omit the priority from actions hereafter. The action $\emptyset$ represents idling for one time unit, since no resource is being used. We let $A, B, C$ range over actions.

The syntax of ACSR processes containing actions is as follows:

$$P ::= \text{NIL} \mid A : P \mid P_1 + P_2 \mid [P]_I \mid P_1 || P_2 \mid \text{rec } X . P \mid X$$

NIL is a process that executes no action (i.e., it is deadlocked). There is one prefix operator. $A : P$ executes a resource-consuming action $A$, consumes one time unit, and proceeds to the process $P$. The Choice operator $P_1 + P_2$ represents nondeterminism - either of the processes may be chosen to execute, subject to the resource limitations of the environment. The operator $P_1 || P_2$ is the concurrent execution of $P_1$ and $P_2$. The Close operator, $[P]_I$, produces a process $P$ that monopolizes the resources in $I \subseteq R$. The process $\text{rec } X . P$ denotes standard recursion, allowing the specification of infinite behavior.

We denote Done as $\text{rec } X . \emptyset : X$. The process Done has the following identity property with respect to the parallel composition operator $||$: For every process $P$, $P || \text{Done} = P$. We introduce one binary combinator $\text{next}$ which is used to model the issuing of instructions in consecutive cycles.

**Definition 2.1** For any $A$, $P$, $Q$, the next operator is defined as follows:

$$\text{(A : P)} \text{next Q} \triangleq A : (P || Q).$$
3 Modeling ToyP Instructions Using ACSR

We model a ToyP instruction as an ACSR process and hardware components needed for execution of instructions as resources in ACSR. For this paper, we need to consider only integer registers as resources. An instruction is modeled by an ACSR process which specifies the behavior of the instruction in terms of resource constraints and temporal properties, that is, which and when resources are needed.

There are two kinds of operations on an integer register: read and write. A register can be shared by the executions of several instructions if all of them are reading a value from the register. However, only one instruction can use a register if an instruction is trying to write a value into the register. If an instruction needs a register whose use is not compatible with a currently executing instruction, then the execution of the new instruction must be delayed.

Since ACSR resources are serially reusable, we represent each register as consisting of multiple ports for read and write. The number of ports depends on how many instructions can be issued and executed in parallel. We assume that ToyP can issue and execute up to three integer instructions in a single cycle if there are no data hazard. Since each integer instruction can read a single register twice (e.g., in `add R2, R1, R1`), each register can be accessed by 6 read requests in the same cycle. Instead of modeling registers themselves, we model these 6 read/write (serially reusable) ports for each register. Here, a process can read a value if it acquires any one of six ports, whereas a process can write a value only if the process acquires all six ports of the register. Hence, when a process holds a register for writing, other processes cannot share the register. 

We model the ToyP instructions using ACSR as in Table 1.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>ACSR Process</th>
</tr>
</thead>
<tbody>
<tr>
<td>add Ri, Rj, Rk</td>
<td>$\sum_{i \leq j \leq k} \sum_{i \leq m \leq 6} { Ri, Rj, Rk } : Done$</td>
</tr>
<tr>
<td>mov Ri, Rj</td>
<td>$\sum_{i \leq j \leq 6} { Ri, Rj } : Done$</td>
</tr>
<tr>
<td>load Ri, Rj, #c</td>
<td>$\sum_{i \leq j \leq 6} { Ri, Rj } : { Rj } : Done$</td>
</tr>
<tr>
<td>store Ri, Rj, #c</td>
<td>$\sum_{i \leq j \leq 6} \sum_{1 \leq m \leq 6} { Ri, Rj } : { Rij } : Done$</td>
</tr>
</tbody>
</table>

Table 1: Modeling ToyP Instructions Using ACSR

To simplify the presentation, we choose one alternative from the several choices for the translation of each instruction. For example, we translate `add R1, R2, R3` into $\{ R1, R2, R3 \} : Done$ instead of $\sum_{i \leq j \leq 6} \sum_{i \leq m \leq 6} \{ R1, R2, R3 \} : Done$.

Using the above translation scheme for ToyP instructions, a ToyP program can be represented by a set of ACSR processes. The resulting set of ACSR processes is called a program specification. The next example illustrates how to translate a ToyP program to a program specification.

Example 3.1 The following program is assumed to be loaded into the memory starting at the location $PC$:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>add R1, R1</td>
<td>PC: add R1, R1, R1</td>
</tr>
<tr>
<td>load R2, R3, #8</td>
<td>PC+4: load R2, R3, #8</td>
</tr>
<tr>
<td>add R1, R3</td>
<td>PC+8: add R1, R3, R3</td>
</tr>
</tbody>
</table>

The above program sequence can be represented by the following ACSR processes:

- $\text{Mem(PC)} \overset{\text{def}}{=} \{ R1 \} : Done$
- $\text{Mem(PC+4)} \overset{\text{def}}{=} \{ R2, R3 \} : \{ R2 \} : Done$
- $\text{Mem(PC+8)} \overset{\text{def}}{=} \{ R1, R3, R3 \} : Done$
- $\text{Mem(PC+12)} \overset{\text{def}}{=} \text{NIL}$

4 Modeling Superscalar ToyP execution

This section describes how to model the superscalar aspect of ToyP that can issue multiple instructions per cycle using ACSR. The ToyP processor can issue and execute multiple (up to 3) instructions at the same time. In the superscalar architecture, hardware determines register use conflict (called data hazard) among instructions. A ToyP program contains no explicit synchronization information to prevent data hazard. Hence, in order to predict the timing behavior of a ToyP program, it is necessary to be able to determine when there are data hazard.
Data Hazard. A value generated by execution of an instruction is used by other instructions, and such a flow of data during program execution creates data dependencies. A sequence of instructions with data hazard cannot be executed in a different order or concurrently. Hence, they must be executed in the given order in the instruction sequence. Example 3.1 contains data hazard on register R1 since it is write-accessed by the first instruction and read-accessed by the third instruction. Data hazard such as read-after-write, write-after-read, write-after-write hazard is presented as a resource conflict in ACSR, hence NIL.

The semantics of ACSR prevents concurrent executions of instructions with potential data hazard as can be seen from the following lemma.

Lemma 4.1 Given two ACSR processes, A : P and B : Q, that represent two integer instructions, A : P∥B : Q = NIL iff A : P and B : Q have a data hazard.

For example, the sequence of instructions, \texttt{add R2, R1, R1 ; add R1, R3, R3}, have write-after-read hazard. The parallel composition of two corresponding ACSR processes is as follows:

\{ R2, R1, R1 \} : Done \quad \| \quad \{ R1, R3, R3 \} : Done

Since R1 is an abbreviation of the collection \{ R1, R1, R1, R1, R1, R1 \}, the resources R1 and R1 appear in both the left and right processes of parallel composition operator. Thus, the above parallel process has resource conflict, that is, the process is equivalent to NIL by expansion law.

Execution of a ToyP Program. Given a ToyP program, the ToyP processor executes as many instructions as possible at each instruction cycle. To model such execution behavior, we define an indexed set of ACSR processes, called Super-Insts(PC) where PC is an index variable denoting the memory location of the current instruction. As shown in Figure 1, Super-Insts(PC) specifies the possibilities of executing three instructions, two instructions or one instruction.

The choice among these three is explained in the next paragraph. After one time unit, Super-Insts(PC) determines whether or not the next instruction can be executed as specified by next Insts(PC+12). If there exists data conflict between a not-yet completed instruction and the next instruction, the execution of the next instruction is delayed. This delay possibility is specified by the left choice in the definition of Insts(PC). If there is no conflict, the next instruction is chosen for execution.

The process Program defines the behavior of the corresponding ToyP program. Note that in the definition of Program, the process Super-Insts(PC) is defined with the Close operator with the resource set R.

The process Super-Insts(PC) has three choices. These choices represent the scheduling of ToyP’s execution: issuing and executing of up to three instructions simultaneously. When the sequence of instructions contains data hazard, the corresponding ACSR term becomes NIL by Lemma 4.1. Thus, data hazard terms are eliminated during the expansion of Super-Insts(PC).

The next question is how to ensure that as many instructions as possible are executed at each cycle. This is the reason why the process Program is defined as closed Super-Insts(PC). Even after the impossible execution choice due to data hazard is eliminated, the process Super-Inst(PC) can still have multiple choices. In such case, the notion of preemption in ACSR[6] allows the selection of a choice with the most number of instructions.

One of the most useful laws for process algebras is the expansion law, which can be used to eliminate parallel operators. Given a ToyP program specification, we can use the expansion law and other ACSR laws to convert a ACSR process which does not contain any parallel operators. The resulting process describes all possible behaviors of the original ToyP program and also facilitates the analysis of temporal properties.
Example 4.1 This example illustrates how to simulate the ToyP program described in Example 3.1. By law, we have \( \text{Mem}(PC) \parallel \text{Mem}(PC+4) \parallel \text{Mem}(PC+8) = \text{NIL} \), since there exists resource conflict between first and third instructions (as well as second and third instructions). Thus, the Super-Inst(PC) process has the following expression after some rewriting:

Program

\[
= [\text{Super-Insts}(PC)]_R \\
= \text{NIL} + \{R1, R2, R3\}_R \{R2\}:\text{Done next Insts}(PC+8) \\
+ \{R1\}:\text{Done next Insts}(PC+4) ]_R
\]

Since we have the following priority relation: \([R1]_R \prec [R1, R2, R3]_R\), by the law of prioritized choice, we have

Program

\[
= \{R1, R2, R3\}_R \{R2\}:\text{Done next Insts}(PC+8) \\
= \{R1, R2, R3\}_R \{R2\}:\text{Done} \parallel \{R1, R3\}_R :\text{Done} \\
= \{R1, R2, R3\}_R :\{R2, R1, R3, R3\}_R :\text{Done}
\]

Therefore, the ToyP processor issues and executes the first two instructions simultaneously. It leaves the third instruction for the next cycle, because of data hazard.

5 Conclusion

In this paper we have presented a technique for specifying the temporal properties and resource constraints at instruction-level parallelism using ACSR. We illustrate our approach using a simple superscalar processor, called ToyP. Our approach is to consider the ToyP processor as a set of resources, such as integer registers. The resource constraints of an instruction specify a sequence of sets of resources required by the instruction, one set for each instruction cycle. Each ToyP instruction is translated to a corresponding ACSR process. A ToyP program is translated to an indexed set of ACSR processes. We obtain the timing properties of the original ToyP program by simplifying the corresponding ACSR processes using ACSR laws.

We are currently experimenting with ToyP instruction specifications using ACSR tool-kit, VERSA [2]. We also have modeled various floating-point instructions and out-of-order instruction sequence execution. We are currently investigating more complex superscalar architecture such as caches and pipelines. We also are working on the formal specifications of various branch instructions, conditional instructions as well as on automatic derivation of instruction scheduling parameters.

References


Session V: Scheduling II

Chair: Hide Tokuda
CMU
Task Scheduling for Real-Time Multi-Processor Simulations

Gaetano Borriello
Dep't of Computer Science & Engineering
University of Washington
Seattle, WA 98195

Daniel M. Miles
Flight Systems Laboratory
Boeing Commercial Aircraft
Seattle, WA 98124

Abstract

Scheduling of tasks onto multi-processors is an increasingly important problem in the simulation of avionics systems. The problem is difficult due to the many hard real-time constraints imposed on the schedule in the form of processor frame-time limits and latency requirements. In this paper, we present a solution to this real-time scheduling problem using simulated annealing techniques. The running time of the algorithm is fast enough for it to be applied in the rapid reconfiguration of simulation test benches in use at Boeing Flight Systems Laboratory. Its efficacy is demonstrated using an example with 60 tasks communicating through 1800 common blocks and scheduled onto 6 processors under 4 latency constraints which achieved a utilization factor over 95%. Such an example can be scheduled in approximately 35 minutes of CPU time on an HP-Apollo 425 workstation.

1: Introduction

Simulation is a rapidly growing part of the process of building new aircraft. The complexity of modern aircraft systems, especially their avionics, requires lengthy and comprehensive testing before the first flight occurs. In testing aircraft systems, individually and together, simulation is a very effective alternative to traditional on-ground and flight testing, in terms of both cost and safety. Unfortunately, real-time simulation of avionics systems in a multi-processor environment is a complex and difficult task. One of the many challenges is the allocation of tasks to processors in a manner that efficiently utilizes the computing capacity and also meets the timing requirements of the real-time environment. The particular environment we are concerned with statically assigns tasks to processors in a fixed execution order.

An avionics system can be thought of as a collection of interconnected processing units, called Line Replaceable Units (LRU). An LRU provides a particular function, such as an auto-pilot, that can be swapped in and out of an aircraft for servicing or maintenance. Simulations are often organized in terms of LRU tasks allowing easy insertion and deletion of tasks. As hardware is constructed, it is tested in its operating environment by insertion into the simulation replacing the corresponding software LRU. There may even be multiple software models of an LRU. An engineer checking out auto-pilot control laws may require a high-fidelity auto-pilot model with its necessarily higher complexity whereas an engineer checking engine performance needs only a simple auto-pilot model to allow the airplane to fly an acceptable flight path. In any case, hardware or software LRUs must have identical interfaces to ease the job of reconfiguring the simulation.

FORTRAN is used to implement the software LRU tasks. Common blocks are used to simulate the LRU interfaces and pass data from one task to another. To facilitate the restructuring and reordering of software, common blocks are carefully partitioned by LRU output. This is needed for modularity; if outputs of two tasks share a common block and the tasks are scheduled on different processors, then one task's data may overwrite the data produced by the other when the common block is copied to shared memory. Therefore, common blocks have a single writer and multiple readers. Common blocks reside in the local memory of the processor running the LRU task. If data in a common block is needed by a task on another processor, the common block is written to shared memory and read by the task needing the data. The cost to produce or consume a common block is determined by the size of the block, plus some additional overhead. A real-time executive on each processor coordinates the tasks by consuming data, executing the tasks, and producing data.

In addition to running the real-time executive, the host computer runs LRU tasks, the airplane simulation, and records data in real-time. This is a huge load on resources, and improvements in computing capacity are always quickly used up by expanding simulation requirements. The use of multi-processor computers has provided a substantial improvement in computing capacity, but at the same time has greatly increased the complexity of effectively managing the computing environment.

Scheduling of tasks onto processors is complicated by the presence of hard real-time constraints in the form of processor frame-times and latency requirements. A processor frame-time constraint states the period with which a processor will cycle through its assigned tasks.
This will limit the number of tasks that can be assigned to the same processor. Latency requirements apply to data paths through a series of alternating tasks and common blocks and state that a computation (represented by the path) must be completed within a specified amount of time. Latency calculations must not only take into account the execution time of the tasks but also the costs of copying common blocks to and from memory when necessary and the relative execution order of the tasks involved.

2: Simulated Annealing

The problem has a large solution space \((P^T)\) possible solutions, where \(P\) is the number of processors and \(T\) is the number of tasks) [8]. An optimal solution is one for which no frame-time or latency are violated. Existing scheduling approaches have some deficiencies when applied to this situation [1, 2, 6, 7]. Specifically, there are three points to consider. First, a pre-runtime or static scheduling approach is needed to ensure that all constraints will be satisfied all of the time. Second, processor utilization near 100% must be achievable. Third, latency constraints must be supported (note that these stretch across a sequence of tasks and cannot be expressed as simple task deadline constraints). These three characteristics lead us to investigate heuristic approaches to solving this scheduling problem.

One possible heuristic approach would attempt to mimic the decisions of the software engineer faced with the same problem. The typical approach to allocate tasks in a multi-processor environment starts with a uni-process simulation. The engineer partitions the simulation into functional units, relying on knowledge about the data flow of the LRU tasks and the frame-times necessary to ensure the individual tasks will support the time dependent computations, such as physical control laws. When LRU tasks pass data to each other sequentially, the best solution is to order them sequentially in a processor to minimize data latency. Problems arise when data flow is not clearly sequential, or when a single processor doesn’t have enough processing power to execute such a set of sequential tasks. The engineer is faced with making a best guess and then analyzing the allocation to see if it meets the requirements. Processor and LRU task frame-times are emphasized over data latency because the frame-time is often a less flexible requirement for LRU tasks, and also because it is much easier for the engineer to measure and analyze than data latency. All the engineer needs to estimate execution time are the individual execution times of the tasks. To estimate data latency, processor frame-times and data flow information are needed. When an allocation is made to multiple processors, the data flow must be traced from task to task and processor to processor in order to sum the total latency as outlined in the previous section. Minor changes in allocation can have large effects on these calculations thus making the problem difficult to solve manually.

Algorithmic approaches have the same problems. It is fairly easy to meet the frame-time requirements, but difficult to meet the data latency requirements. To solve the frame-time requirements, a bin-packing algorithm can be used. A near optimal solution for frame-times is easily obtained. However, with a fairly complex data flow, an algorithm to minimize data flow latency is not readily apparent. This is further complicated when processors have differing frame-times and are asynchronous. It is difficult to capture the decisions made by the engineer to minimize data latency and would certainly make a challenging AI project. Fortunately, there are simpler alternatives.

Simulated annealing is an algorithm that has been successfully applied to another difficult allocation problem, the optimization of VLSI component placement [3, 4, 5]. The algorithm is meant to mimic the annealing process of forming a crystal. A solution is heated to a point where molecules are moving randomly and not bonding together. Then the solution is slowly cooled, and the molecules begin sticking. If the location is a strong bond, a molecule is unlikely to move again. If the location is a weak bond, a molecule will probably come loose to try and find a better location. As the solution cools, a crystal structure is formed by molecules sticking to the locations with strong bonds.

The algorithm is very simple and relatively easy to implement. The basic idea is to generate random moves (in this case, moving a task to a different processor or another position in the execution order on the same processor) and then evaluate the allocation. The evaluation is based on the frame-time and data latency of the processors. If the new allocation is better, the move is always accepted. If the move is not better, the move is accept or rejected based on a probabilistic function of two terms, the current temperature, and the difference between the new allocation’s evaluation and the old.

The temperature is determined by a cooling schedule. The cooler the temperature, the less likely it is that a bad move will be accepted. The cooling schedule begins with a high temperature, where almost all bad moves are accepted and cools to a temperature where almost no bad moves are accepted.

The key to this algorithm is in the probabilistic acceptance of bad moves. A problem’s solution space typically has many hills and valleys when evaluating all the possible configurations. If only good moves are accepted, that is, those that improve the evaluation, then movement within the solution space will always be downhill. Starting from a random point in the solution space, the best possible solution would be the lowest point reachable without going uphill. The problem is the best solution might be just over the next hill. Allowing bad moves gives the algorithm the opportunity to climb the hill and find the better solution on the other side. Algorithms
with this property have been termed probabilistic hill-climbing algorithms.

3: Results

The simulated annealing algorithm has been implemented on an HP-Apollo workstation using the C programming language. In this section, we describe the results obtained on a realistic example. The annealing program outputs representations of the allocations at every step in the cooling schedule, including the beginning and end. An example allocation is given in Table I.

The rows represent the order of tasks assigned to a processor, followed by two numbers separated by a colon. The number on the left is the specified frame-time of the processor, which is equivalent to the smallest frame-time of the tasks allocated to the processor. The number to the right is the actual execution time of the tasks allocated to the processor, along with the time needed to read and write common blocks to shared memory. If the actual execution time of a processor is larger than the processor’s frame-time, a frame-time overflow occurs. The amount of the overflow is the execution time minus the frame-time.

The evaluation of the allocation is given by the three numbers below the allocation table. Frame-time and latency overruns are computed similarly by first finding all violated constraints. The frame-time overrun is then the sum of all the individual processor frame-time overruns for those processors with frame-time violations. The latency overrun is generated by summing the amount by which latency constraints are violated for those constraints that are, in fact, unsatisfied. The “eval” value is computed as follows: (latency overrun * weight_factor) + frame-time overrun. The weight factor is an input parameter.

The best possible value for the evaluation is zero. As long as all frame-time and latency constraints are met, all solutions are equal as far as the evaluation is concerned. The weight_factor weights the latency constraints versus the frame-time constraints. The latency overruns typically produce much larger numbers than the frame-time overruns due to the way the overruns are computed, so the latency overruns are scaled down by setting weight_factor to values between zero and one. Also, in the real-time environment of aircraft simulation, frame-time constraints are more critical than latency constraints, and the multiplier helps push overruns to the latency evaluation.

The annealing program was run on an example having 60 tasks, 1800 common blocks, and 4 latency constraints, targeting a system with 6 processors. The annealing algorithm was executed 92000 times over 5 temperatures, taking 35 minutes on an HP 425. Sample output is given in Table II.

---

**Table I. Sample Task Allocation**

<table>
<thead>
<tr>
<th>Processor</th>
<th>Tasks allocated to the processor (in order)</th>
<th>Frame-time: exec. time</th>
</tr>
</thead>
<tbody>
<tr>
<td>proc0</td>
<td>t37 t53 t50 t28 t51 t5</td>
<td>20:15.124 *</td>
</tr>
<tr>
<td>proc1</td>
<td>t29 t6 t42 t57 t19 t22 t26 t56 t1</td>
<td>20:15.1875 *</td>
</tr>
<tr>
<td>proc2</td>
<td>t18 t41 t33 t36 t34 t20 t12 t30 t4</td>
<td>20:24.1515 *</td>
</tr>
<tr>
<td>proc3</td>
<td>t31 t32 t44 t13 t11 t55 t38 t14 t0</td>
<td>20:22.171 *</td>
</tr>
<tr>
<td>proc4</td>
<td>t10 t40 t54 t52 t18 t48 t23 t17 t45 t24 t49 t58 t9 t3</td>
<td>20:42.2305 *</td>
</tr>
<tr>
<td>proc5</td>
<td>t43 t46 t25 t21 t35 t17 t15 t47 t59 t2</td>
<td>20:16.2 *</td>
</tr>
</tbody>
</table>

latency overrun = 620  
frame-time overrun = 28.553  
eval = 90.553

**Table II. Sample Output from Annealing Program**

<table>
<thead>
<tr>
<th>Processor</th>
<th>Tasks allocated to the processor (in order)</th>
<th>Frame-time: exec. time</th>
</tr>
</thead>
<tbody>
<tr>
<td>proc0</td>
<td>t10 t55 t11 t30 t4 t12 t31 t3 t59 t5</td>
<td>20:19.98</td>
</tr>
<tr>
<td>proc1</td>
<td>t0 t51 t1 t34 t16 t35 t49 t13 t36 t33</td>
<td>20:19.07</td>
</tr>
<tr>
<td>proc2</td>
<td>t22 t27 t25 t16 t7 t38 t20 t19 t26 t21 t23</td>
<td>20:19.575</td>
</tr>
<tr>
<td>proc3</td>
<td>t8 t48 t24 t18 t14 t58 t15 t46 t28</td>
<td>40:39.565</td>
</tr>
<tr>
<td>proc4</td>
<td>t40 t17 t54 t44 t56 t9 t57 t45 t12 t32</td>
<td>20:19.7</td>
</tr>
<tr>
<td>proc5</td>
<td>t52 t53 t29 t41 t43 t37 t39 t50 t42 t47</td>
<td>20:19.205</td>
</tr>
</tbody>
</table>

latency overrun = 0  
frame-time overrun = 0  
eval = 0

(seed = 1, weight factor = 0.1)
The cooling schedule for this example was arrived at by experimentation. The schedule has five temperatures, 100, 10, 1.0, 0.1, and 0.01. Using an exponentially decreasing schedule is typical of annealing implementations. Initially, a much wider range of temperatures was used, from 1000 to 0.001. By studying the evaluations at the extremes of the temperature schedule, the range was narrowed with no effect on the quality of the final solution. The upper range was lowered to 100 because at temperatures of 10 and above, task allocations were seemingly random. The 100 was left in the schedule to ensure that the algorithm covered a large portion of the solution space. In this example, the algorithm converged on a solution at temperature 0.1. This is not always the case. In about 20% of the trials, there was a small frame-time overrun at temperature 0.1 which was erased by the iterations at temperature 0.01. Since an evaluation of zero was produced with the temperature of 0.01, there is no need to use a lower temperature. In no case did an evaluation ever increase once it went to zero at the 0.01 temperature. The number of iterations at each step in the cooling schedule were similarly derived by experimentation. The cooling schedule used in the above example appears to be adequate on all our experiments to date. However, given the small running time of the algorithm, it is conceivable that the number can be tuned for each problem if many new simulation configurations (using different LRUs) are to be implemented.

The process of tuning the schedule and weight factor is problem dependent, but a schedule and weight factor that works for a given problem will probably work well for similar problems. The most important factors are the size of the problem in terms of tasks and common blocks, the number and complexity of constraints, and the number of processors available. Also, the example used for Table II is tightly constrained in terms of frame-time. No processor has more than 5% idle time. It seems obvious that if a given schedule finds a solution with a tightly constrained problem, it will also work on problems less tightly constrained. Conversely, the more constraints on a problem, the more iterations will be required to solve it, if it can be solved at all.

Since the algorithm is dependent on the number of iterations, the performance of the algorithm is critical. After some coding improvements, the runtime of a smaller example was reduced from 10 minutes to a little over 3 minutes. The runtime of the larger example above was dominated by the computations related to the large number of common blocks and scaled linearly with the number of blocks and constraints in the input. This was verified by adding large numbers of artificial latency constraints. A profiling utility was used to identify the most heavily used routines and modifications to four routines (all in the annealing evaluation routing) resulted in the performance improvement. The improvements in efficiency were almost entirely derived from substituting C language pointer addressing and operations for indexed arrays.

4: Conclusion

The problem of allocating tasks in a real-time multiprocessor environment to simulate modern aircraft is intractable, but has a suitable heuristic solution using the simulated annealing algorithm. The problem has been formalized with a set of equations defining processor frame-time and data latency as functions of task allocation. The equations are directly used to define the evaluation portion of the simulated annealing algorithm. The algorithm was run on a large example based on existing real-time aircraft simulations and shown to be approximately linear in the number of common blocks and latency constraints. Several input parameters have to be fine-tuned experimentally to yield good results, but the execution speed of the algorithm (approximately 35 minutes as opposed to several days or weeks for hand methods) is fast enough to support repeated trials and be effectively applied in the Boeing Flight Systems Laboratory.

References

Successful Use of Rate Monotonic Theory on a Formidable Real Time System

Larry Doyle and Jon Elzey

(ITT Aerospace/Communications Division)

Abstract

The navigation payload software for the next block of Global Positioning System satellites recently completed testing. The computer program for the onboard computer is sufficiently complex to expose almost every issue that has been put forward in rate monotonic theory. The success of this effort demonstrates the utility of the theory in this type of application. The system designed required the processor to perform a highly diverse set of hard deadline real-time functions. This design would have been difficult or impossible prior to the development of rate monotonic theory. The use of utilization bounds has important advantages from a software engineering point of view. The problems of insuring schedulability over the course of development and verifying the schedulability of the finished system are discussed.

Background

Rate monotonic scheduling theory has been successfully applied to the development and testing of complex real time software for an embedded space vehicle application. The project development occurred over the same period of time that much of the material on rate monotonic scheduling was being published. Thus, it was an opportunity to apply these ideas very soon after publication to a large project with cost and schedule commitments. Because the system design required the processor to perform such a complex mix of functions, it depended heavily on the application of this theory.

The software was developed for the Navigation Payload in the NAVSTAR Global Positioning System (GPS) Replenishment Satellites program. These satellites will be launched during the late 1990's as the current generation of GPS satellites is retired. The new satellites have significantly greater functionality than their predecessors.

Work began on this project in the spring of 1987 and completed final qualification testing in the fall of 1993. Hardware production and related work will extend into the 1990's. The initial phase of development was a competitive contract that led to the award of the current development contract. In the initial phase, a brassboard prototype was developed which supported a core subset of functions for the Navigation Payload. The prototype provided a proof of concept and some execution time benchmarks without which the risk of the ensuing development would have been unacceptable. Full scale development was completed on the next phase. Although some time, perhaps a year, can be attributed to the transition between two contracts, the extended development time reflects the scope and complexity of the effort.

The Global Positioning System

The Global Positioning System provides navigation and time signals to suitably equipped users on a global basis for position, velocity and time determination. It also provides a nuclear event detection capability.

GPS is composed of a User Segment, a Control Segment and a Space Segment. The User Segment consists of user navigation receivers that receive and process the satellite downlink. The Control Segment consists of ground stations responsible for monitoring the space vehicles, supplying the space vehicles with updated Navigation Data, and ensuring proper space vehicle operation. The Space Segment is a constellation of twenty-four space vehicles in six orbital planes, providing twenty-four hour coverage worldwide. On the space vehicle, the Navigation Payload performs the Space Segment role in the navigation mission and provides communications for the nuclear detection mission.

Because these satellites are used for aircraft and other navigation, the integrity and reliability of the system are critical. If the satellite were to broadcast erroneous signals or data, the consequences could be disastrous. In this type of hard deadline, real-time system, failure of a task to complete in time could have unpredictable results. The
Hardware often enters an undefined or undesirable state if the software fails to meet a deadline. It was therefore critical to insure the reliability of the real time design.

The Navigation Payload Mission Processor

Within the Navigation Payload, the Mission Data Unit (MDU) serves as a central interface point to numerous other space vehicle subsystems. These include the Telemetry, Tracking and Control System, the Nuclear Detection System, the Spacecraft Processing Unit, an inter-satellite crosslink for communications and ranging, and an L-band downlink. The MDU also contains specialized hardware for timing control, modulation control, navigation, and communications security. The MDU includes the flight software which is the subject of this paper. This is an Ada program, supported by the EDS Seicon XD Ada cross-compiler and linker. The embedded MDU processor, called the Mission Processor, is a Marconi MAS281 which is an implementation of the MIL-STD-1750A architecture with memory mapping.

The computer program in the Navigation payload is large and complex compared to other spacecraft software. It performs a wide variety of loosely coupled functions. There are numerous communication functions which involve data buffering, bit-packing, forward error correction coding, error detection and cryptography. In addition, the software performs a phase locked loop that maintains the highly accurate timing signal to the navigation users. The requirement to function autonomously for 180 days dictates that the spacecraft will perform many computationally intensive functions which are currently performed by the Control Segment. These include monitoring the integrity of the navigation and timing information, estimating the satellite's orbital parameters from inter-satellite range measurements, and maintaining the synchronization of the GPS constellation using the inter-satellite crosslink.

The software deadlines result from the many real-time interfaces that must be serviced continually. The I/O architecture includes twenty-seven interfaces which use nineteen interrupts with rates up to one kilohertz. All six spare 1750A interrupts are used, three of which are multiplexed. Thirty-two I/O ports are allocated to the register I/O address space, and twenty I/O ports to a memory mapped I/O page in one of the address states.

The processor memory architecture requires the program to be partitioned into address states which have separate logical address spaces. The Navigation Payload software maps five 1750A logical address states to 448K 16-bit words of physical memory. Additional memory is allocated to store data received from the Control Segment. The XD Ada runtime system requires a separate Ada main program in each address state. Global shared data provides inter-state communication and the XD Ada implementation of the classical semaphore provides inter-state synchronization.

Perhaps the most distinguishing feature of the software design is that there are fifty-one tasks. Some Ada designs may have a large number of tasks which serialize access to data. Although this is the case with some tasks, most of these tasks manage asynchronous activities with deadlines. Five tasks are XD Ada direct interrupt handlers. Two additional interrupt handlers are the only software coded in assembly language. Other tasks are allocated as application processing threads or as servers. Tasks have deadlines ranging from a few milliseconds to several minutes. Because the Mission Processor is required to resume operation after a processor reset, some checkpointed data are not altered by Ada elaboration. Initialization following Ada elaboration and task activation is distributed over the tasks. The XD Ada runtime system provides task scheduling in the Ada preemptive model without time slicing. Interrupt handlers may propagate events through rendezvous or shared data. Lower rate tasks schedule themselves by delay statements or by rendezvous with a higher priority task which hands off a large computational job with a later deadline. Servers wait for a rendezvous with a client. From the point of view of data flow and functional processing, the software contains several pipelines with delays corresponding to rate monotonic scheduling deadlines.

Since this large number of tasks incurs penalties in memory usage, runtime overhead, and the comprehensibility of the system, the design was often reviewed to see if the number of tasks could be reduced. Most of the shared data structure tasks have been optimized away. In the final design, only a small reduction would be possible at the expense of significantly poorer modularity. Insuring schedulability of such a large number of tasks was a significant problem.

Although much detail has changed since the prototype, the basic software architecture and use of Ada tasking have not. One source of change was the evolution of many functional and interface requirements, another was a change of compiler vendors. Development began with a compiler that used the Ada rendezvous as the means of inter-address state communication and synchronization. In early 1991, the program transitioned to the XD Ada compiler. The difference in interrupt models induced changes in interrupt handlers. Interrupts are now handled as described in reference [3]. The alternate methods for dealing with 1750A memory
mapping caused substantial task re-allocation, including proliferation of agent tasks to transport service requests across address states between clients and servers.

Software development followed substantially the methodologies described in reference [10]. In addition, unbounded priority inversion was prevented by design practices similar to those described in [11], [4], [5] and [6].

Insuring Schedulability throughout Development

Reference [4] gives two groups of techniques for guaranteeing schedulability. The first group of techniques, derived from references [7] and [11], is based on computing utilization bounds. The second group of techniques verifies schedulability by determining the response time of each task. In these techniques, there is a tradeoff between complexity and pessimism. The simplest techniques tend to yield overly pessimistic results. As the techniques become more complex, they yield increasingly realistic results. All of the techniques for determining response times are more difficult and require more data than the techniques for computing utilization bounds.

Application of the most accurate techniques to a system of this complexity would be far too costly and would have delayed the schedule. In addition, since execution time budgets must be continuously monitored, it is important that the data required to do this monitoring not be too complicated. The most economical analysis will do just enough to prove schedulability and no more. Rate monotonic analysis requires a global view of the entire processor. However, good design dictates that the program be decomposed such that each piece can be designed with limited knowledge of the other pieces. On a complex system, it is important to be able to deal with the global properties of the system at a higher level of abstraction. Utilization bounds are in the spirit of information hiding in that only a small amount of information about each task need be exposed. Information hiding has been shown to be an important element of software productivity [1]. This "separation of concerns" is also discussed in [11]. As a result of these considerations, only utilization bound techniques were employed.

Execution time budgets were frequently exceeded at every stage of the development cycle. This required reallocating budget or performing some optimization or both. When an optimization is required, an abstract, global view of schedulability is essential in deciding which of the potential optimizations will best address the problem. The fact that optimization was needed so frequently points out the importance of evaluating execution time estimates and measurements as they become available.

Utilization was continuously updated as the design matured and execution time estimates became more accurate. In the early phases, a single utilization bound was used to assign initial execution time budgets. Since processing times always seem to increase as a software project progresses, the fact that a single utilization is conservative is an advantage. As the design matured, the single bound technique yielded too pessimistic a result and more complex techniques were employed.

Use of a single utilization bound requires that all tasks are strictly periodic. If events have a burst rate higher than the average rate, this shortest period must be used in the analysis. If the deadline is less than one full period, you must either use a lower bound, inflate the execution time, or assume a period for the task equal to the worst case deadline. Because of these considerations, the utilization that is computed for a single bound comparison is much higher than what is actually the case.

Because the Mission Processor has many cases of both shorter-than-period deadlines and high burst rates that are significantly higher than the average rate, this system would not meet the single bound criteria. It was necessary to use multiple bounds. Reference [4] describes use of utilization bounds for each event when the deadlines are within the period. The utilization of task i, \( f_i \), is computed as follows:

\[
f_i = \sum_{j \in Hn} \frac{C_i}{T_j} + \frac{1}{T_i} \left( C_i + B_i + \sum_{k \in H1} C_k \right)
\]

where \( C \) is compute time, \( T \) is the period, \( B \) is blocking, \( Hn \) is the set of tasks with a shorter period than task i, and \( H1 \) is the set of tasks that must execute in order for task i to complete. This utilization is then compared to the appropriate bound.

A major simplification in the use of this technique is that it is not necessary to perform this for every event. At the expense of being slightly more conservative, the equation above can modified to compute utilization for a set of tasks. Tasks can be divided into sets that span ranges of rates and utilization can be computed for each set. With a small number of sets, most of the simplicity of a single bound is retained. Selecting the sets carefully eliminates the large discrepancy between computed and actual utilization which occurs with a single bound. For most of the design process, just two bounds were used.
This was later extended to three. Utilization for a set of tasks, H2, can be expressed as:

\[ f_{H2} = \sum_{j \in Hn} \frac{C_j}{T_j} + \frac{1}{\min(T_i)} \sum_{k \in H2} \max(B_k) + \sum_{k \in H2} C_k \]

Comparing this utilization to the appropriate bound can then prove the schedulability of the set of tasks. The periods, \( T_i \), in H2 are the burst rate periods but the periods, \( T_j \), in Hn are the average over \( \min(T_i) \). This eliminates the excessive conservativeness of a single bound.

**Verifying Schedulability of the Finished System**

To some extent, the schedulability of a system is demonstrated by the various functional tests. However, on a complex system it is not practical to figure out how well the test cases prove that system is schedulable in every possible condition. Therefore, a final analysis was performed with measured execution times. On a finished system, there is the option of measuring the response times directly. This was considered but there were instrumentation problems with several events. Therefore, the same utilization bound technique that was used during development was used in the test. This required accurate execution time measurements.

The first attempt was to use end-to-end execution times as though they were the actual times. Test scenarios were constructed which attempted to minimize the activity which would preempt the task that was being measured. The HP Software Performance analyzer was used to measure the time between a synchronization event, such as a delay expiration or interrupt, and the completion of processing. This device builds a histogram of durations which occur between two events. From this, the longest response time in a test scenario can be measured. The test scenario is designed so that it forces at least one occurrence of the longest execution path of the task being measured. However, the nature of the system is such that preemption could not be sufficiently minimized.

The XDAda runtime system has a pointer to the task control block of the currently running task. This pointer is changed if, and only if, there is a context switch. With the HP State Analyzer, we could trigger on a desired event and measure the exact time between every context switch until the completion of the response to the event. This had the virtue that all runtime overhead was included in the measurement. It also provided the blocking time measurements. The disadvantage is that substantial knowledge of the program flow was required to unravel which task executions were part of the response. This turned out to be less difficult than it appeared and it had the unexpected benefit that it uncovered some design flaws.

**Conclusion**

This project was a successful application of rate monotonic theory to the design, analysis and testing of a complex real-time system. It would have been very difficult, perhaps impossible, to implement this system without preemptive scheduling. Throughout the project, concerns about the use of Ada and preemptive scheduling in hard deadline systems were published [9], [8], [2]. There were also reservations within our own organization. None of the difficulties were significant compared to the advantages of the approach.

What is most important, the methodology used makes it possible to deal with the overall schedulability of a complex real-time system at a higher level of abstraction while maintaining the loose coupling and decentralized design of the pieces.

Several major issues were only touched on in this paper. The design optimizations which were required provide important insights. The hardware/software tradeoffs that lead to this design suggest some trends in real-time systems. Some important techniques in the use of Ada were devised. Economically obtaining execution time estimates throughout the design was a challenge. These may be the subject of future papers.

**References**


Temporal Protection in Real-Time Operating Systems

Cliff Mercer*, Ragunathan Rajkumar* and Jim Zelenka*

*Department of Computer Science
†Software Engineering Institute
Carnegie Mellon University
Pittsburgh, PA 15213

Abstract

Real-time systems manipulate data types with inherent timing constraints. Priority-based scheduling is a popular approach to build hard real-time systems, when the timing requirements, supported run-time configurations, and task sets are known a priori. Future real-time systems will need to support these hard real-time constraints but in addition provide friendly user and programming interfaces with audio and video data types (b) be able to communicate with global networks and systems on demand, and (c) support critical command and control services despite potential risks introduced by such added flexibility and dynamics. In this paper, we argue that temporal protection mechanisms can be as beneficial in these systems as virtual memory protection. The processor reservation mechanism that we have implemented in Real-Time Mach, for example, provides guaranteed timing behavior for critical activities.

1. Introduction

In real-time systems, the correctness of a computation depends upon both its logical and temporal correctness. As a result, earlier real-time systems were often hand-crafted in order to meet stringent timing constraints. Recently, more flexible priority-based scheduling approaches have become popular [3,6,13]. However, the design of such systems still requires a priori knowledge of tasks and their timing requirements, and therefore these systems tend to be very static in nature. Many recent trends indicate that future systems increasingly need to be much more dynamic in nature:

• Real-time applications are becoming more pervasive and complex. For example, the next generation of naval systems are expected to support many data types including analog, discrete, graphics, audio, video and voice, with integrated communications and control with low latency requirements. This trend has been accelerated by two related mainstream factors. First, the explosive surge of multimedia applications has literally brought time-critical data types (audio and video) to the desktop. Secondly, the continuing growth of computing power at ever falling prices enables more and more applications, with multitasking becoming a natural candidate to use up available cycles.

• The advent of high-performance networks such as ATM opens up new applications with high bandwidth, low latency, and guaranteed service requirements. These applications include tele-medicine, distance learning, advanced air traffic control, sophisticated defense systems and networked patient monitoring. In these applications, any overload conditions because of dynamic requests and/or connections must not disrupt their basic mission.

• There is a rush towards universal connectivity and access, where a piece of information (or a person) is just a call away. Such high-degree of connectivity between systems and networks (both via cable and wireless networks) provides global access to information databases.

---

1This research was supported in part by the U.S. NRaD under contract number N66001-87-C-0155, by the Office of Naval Research under contract number N00014-84-K-0734. The views and conclusions contained in this document are those of the authors and should not be interpreted as representing official policies, either expressed or implied, of NRaD, ONR, or the U.S. Government.
Future systems would therefore be hard pressed not to exploit such information availability and reachability. In addition, such information accesses may need to be set up dynamically on user demand.

The above trends are expected to result in flexible, friendly, dynamic and informative systems but this flexibility and accessibility bring about new problems such as issues of security and privacy. In addition, real-time connections (such as multimedia) must be established online. These multimedia interfaces require real-time behavior, but not at the cost of adversely affecting those critical activities with hard real-time constraints. In this paper, we argue that robust temporal protection mechanisms are needed to supplement and complement spatial protection mechanisms in order to achieve this goal.

2. Protection Mechanisms for Real-Time Programs

Early on, real-time systems were often built without virtual memory protection because the stochastic nature, long delays and potential overhead introduced by demand paging were considered incompatible with real-time requirements. However, processors and memory have become faster, and real-time operating systems [4, 11, 16, 17] have become more sophisticated. Any associated overhead of virtual memory management is now considered to be worth the address space protection enforced across process boundaries. With address space protection, logical misbehavior on the part of one process (such as the use of incorrect address pointers) does not necessarily mean that an entire processor will fail. We refer to such protection mechanisms as spatial protection.

Traditional non-real-time operating systems also provide a simple notion of temporal protection with fairness as a primary motivation. The scheduler in time-sharing systems typically uses a multi-level feedback queueing mechanism such that a process executing for a long time typically has its priority lowered in order to let other waiting processes execute [5]. Hence, even a process which enters an infinite loop can normally be stopped or killed when its scheduled time quantum expires and another process is scheduled.

In real-time systems, where timeliness of critical activities (and not fairness) is the primary motivation, the issue of temporal protection needs to be substantially re-considered. For example, consider the use of fixed priority scheduling approaches such as rate-monotonic scheduling [7, 15] in building real-time systems. Under a fixed priority scheduler, a process which enters an infinite loop will preempt all its lower priority tasks, which can then never run again. Often, the only recourse is to reboot the machine.

Spatial virtual memory protection has been adapted to real-time systems by providing the ability to lock down memory pages. Similarly, it is reasonable to expect that temporal protection schemes need to be adapted to real-time systems in general and priority-driven real-time systems in particular. We believe that such temporal protection mechanisms are critical to support the flexible and dynamic application environments described earlier. In the next section, we consider temporal protection schemes in detail.

2.1. Temporal Protection for Real-Time Programs

Many real-time operating systems support a multitasking environment for its inherent modularity, ease of program development and debugging, and programming (as well as conceptual) compatibility with traditional operating systems such as Unix [1]. The timing behavior of a real-time process in this multitasking environment depends upon its own behavior and its level of resource-sharing with other processes. Resources shared by processes can be either physical or logical. Physical resources shared across processes include the CPU, buses, networks, memory pages, memory heap, I/O interfaces etc.
Logical resources can include servers, shared queues, communication buffers, etc.

Scheduling theory for processors [7], buses [14] and networks provides the means to determine whether a set of tasks using a physical resource can meet its timing requirements. Similarly, synchronization protocols [13, 12, 2] provide the ability to analyze the needs of real-time tasks to share logical resources. However, these analytical techniques must necessarily make assumptions such as the worst-case execution time of a task, the maximum duration of a critical section, or the maximum bus transaction time. If these assumptions are violated, undesirable consequences can occur. In static systems, it may be relatively easier to ensure at development time that these assumptions are indeed satisfied. However, as real-time systems and applications become more dynamic and flexible in nature, the robustness of the system's ability to deliver its critical functionality may be compromised by errors and violations in a relatively new and untested process.

3. Guaranteed Processor Reservation for Real-Time Programs

Processor and memory sharing are two critical pieces which can substantially affect (and dominate) the timing behavior of a real-time program. We have been investigating an operating system abstraction called *processor reserve* [8, 9] to provide temporal protection to a real-time process at the level of CPU sharing. In this abstraction, we view processor capacity as a quantifiable resource which can be reserved like physical memory or disk blocks. A processor reserve represents a claim on processor capacity over time (e.g. 10 ms of computation time out of each 50 ms of wall-clock time). An admission control policy determines whether a reservation request is accepted or not, and once the processor reservation is established, it is scheduled and enforced by the operating system. Together, reservation and the enforcement mechanism provide a scheduling firewall which protects reserved programs from outside interference in much the same way as memory protection isolates a program address space from access by other programs.

Our processor reservation scheme has been implemented in Real-Time Mach [17]. Real-Time Mach supports a priority-driven paradigm to schedule real-time tasks\(^2\). Each processor reserve is assigned a rate-monotonic priority based upon its requested rate of usage and the processor is still scheduled on the basis of fixed priorities\(^3\). The reservation scheme includes an admission control policy to prevent overload and a mechanism to accurately measure computation time consumed by programs. In addition to measuring computation time usage, the reservation mechanism enforces computation time limits over the short-term in order to ensure that a program which attempts to use more computation time than its allocation does not interfere with the timing behavior of other programs.

3.0.1. Experimentation with Processor Reservation

We now describe an application built on our reservation scheme. The application consists of a number of instantiations of a QuickTime video player [18], each of which displays a video stream on the screen. Each program reads a short video clip and then begins to output frames to the screen using a memory-mapped frame buffer. The video resolution is 160x120 with 8 bits of color. The program applies a noise filter to each frame before it is displayed. By itself, one instantiation of the program can run at 23.2 frames per second on a 486-based machine.

\(^{2}\)Other CPU scheduling policies such as round-robin are also provided as dynamic configuration options.

\(^{3}\)It is relatively easy to extend this scheme to use dynamic priorities based on earliest deadline scheduling.
When we run two instantiations of the program under a time-sharing policy, each program averages 11.6 frames per second. Under this policy, the programs get variable service: first one video stream gets preference from the time-sharing scheduler and then the other, and they alternate getting better and worse frame-update service as their priorities change in the multi-level feedback queue.

Our reservation system allows us to go further in controlling the timing execution behavior of these two programs. If we consider one of the programs as the "focus" in the same way a video teleconference has one video stream as the "focus," we can reserve more processor capacity for that stream at the expense of the second stream. For example, when we give one video stream a reservation of 80% of the processor (e.g. 80 ms every 100ms) and allow the other to consume the remaining processor capacity, we get 18.6 frames per second on the "focus" video stream and 4.2 frames per second on the other stream.

3.0.2. Processor Reservation Manager

Fine-grained feedback on performance and the status of the reservation can help the application adapt to its own behavior and to the behavior of other parts of the system. Also, reservations may be changed by forces external to the reserved program, and the program must be informed of the change so that it can adjust its behavior. A "reservation manager" that manages the reservations on a system based on user input via a reservation user interface might make such external reservation adjustments.

3.0.3. Processor Reservation in Distributed Systems

Processor capacity reserves can support reservation in distributed real-time systems by having each reserve contain reservations for various resources around the distributed system. Then messages containing requests for remote service will contain these "sub-reserves" which can be used to "charge" the remote service. Another aspect of reservation in distributed systems concerns the reservation of communications protocol processing on each of the hosts [10]. We are currently investigating other applications of processor reservation in user-level schedulers and dedicated bandwidth for critical activities.

4. Conclusion

Real-time systems need predictable timing behavior, and predictability is often achieved by exploiting the a priori knowledge of supported system functionality. These systems therefore tend to be static in nature. However, due to recent trends towards multimedia applications, high-performance networking and wide connectivity, it can be expected that future real-time systems will support a highly dynamic mix of applications and connections. These flexible and dynamic systems can be susceptible to errors and misbehavior on the part of some task(s) and/or network/bus traffic. It is highly desirable that protection mechanisms be available in these systems to ensure that critical functionality is still provided by preventing temporal interference from other activities.

Address space protection offered by virtual memory provides a logical fence between processes. We similarly argue that temporal protection mechanisms are also crucial fences that need to be built between the timing behavior of critical real-time activities. One of our abstractions for such temporal protection is called the processor reserve. This abstraction ensures that a real-time task is guaranteed a required fraction of the processor at a certain rate. This abstraction has been implemented in Real-Time Mach where tasks with guaranteed reservations are themselves scheduled using rate-monotonic priority assignment. We are currently investigating other temporal protection mechanisms in the management of memory, display and storage.
References


Session VI: Operating Systems II

Chair: Keith Marzullo
UCSD
On Latency Management in Time-Shared Operating Systems*

Kevin Jeffay
University of North Carolina at Chapel Hill
Department of Computer Science
Chapel Hill, NC 27599-3175
jeffay@cs.unc.edu

Abstract: The design of general purpose operating systems impose constraints on the way one can structure real-time applications. This paper addresses the problem of minimizing the end-to-end latency of applications that are structured as a set of cooperating (real-time) tasks. When applications are structured as a set of cooperating tasks the time required for data to progress from an input task to an output task is a function of the number of the tasks that handle the data and the deadlines of individual tasks. We present an integrated inter-process communication and scheduling scheme that can be used to minimize the end-to-end latency of multi-threaded applications. Our approach is to provide the scheduler with information on the inter-process communication interconnections between tasks and to use this information to guarantee an end-to-latency to applications that is simply a function of the timing properties of the application and not its task structure. This scheme has been implemented within the YARTOS kernel and is presently being ported to the Real-Time Mach kernel.

1. Introduction
Multimedia applications that process streams of live and stored audio and video are stimulating research on the integration of real-time computation and communication services into general purpose, time-shared operating systems. While much is known about the scheduling and resource allocation problems that comprise the formal underpinnings of such services, techniques for implementing and using existing algorithms, in particular within the context of general purpose operating systems, have received relatively little attention.

In this note, we describe a problem that arose during the implementation of an experimental desktop video-conferencing system [4, 5]. Abstractly, the problem is that of minimizing end-to-end latency in real-time applications that consist of a set of cooperating tasks or threads. Here latency is defined as the difference between the times at which input data is first made available to an application thread and the time at which an application thread performs an output operation based on the input data. The thesis of this work is that by providing the kernel with information on the task structure of real-time applications, one can both dramatically reduce the worst case end-to-end application latency and employ relatively simple scheduling algorithms to provide real-time response to individual tasks.

The following section motivates the end-to-end latency problem using an idealized version of our video-conferencing system as an example. Section 3 outlines a real-time message passing service that we constructed within the YARTOS (Yet Another Real-Time Operating System) kernel [7]. We show how this service reduces worst case end-to-end latency and how it can be efficiently implemented. The YARTOS message passing service is currently being ported to the Real-Time Mach kernel [11] and will form the basis for a comparative study of the real-time performance of the YARTOS and RT-Mach thread models.

2. The End-to-End Latency Problem
Real-time computations require bounded response times. In general, by employing results from the real-time scheduling literature (e.g., [10]), for relatively simple

* Supported in part by grants from the IBM Corporation, the Intel Corporation, and the National Science Foundation (numbers CCR-9110938 and ICI-9015443).
models of computation, it is possible to (1) determine conditions under which it is theoretically possible to guarantee that an invocation of a task will complete execution by a certain point in time, and (2) allocate resources within an operating system to ensure that an invocation of a task actually achieves its response time bound.

Often, it is desirable to guarantee a response time to a collection of cooperating tasks that execute in concert to realize some application. For example, consider the video processing portion of a desktop videoconferencing application. The goal of this application is to acquire, compress, and transmit a logically infinite sequence of digitized video frames across a network. The application is composed of the following (idealized) tasks:

- **FG** — a task to control a frame-grabber that digitizes video frames generated by a camera,
- **UP** — a task to invoke user programs on the digitized frames for any user-level image processing that is desired (e.g., for feature extraction and notification),
- **CP** — a task to compress the digitized frame,
- **FF** — a task to format and fragment the compressed frame(s) into network packets for delivery across a network, and
- **NI** — a task to control the network interface hardware.

These tasks cooperate to form a simple pipeline. Every video frame generated by the camera is digitized, processed by the user, compressed, formatted, and delivered to the network interface for transmission across the network.

In order for this conferencing application to be effective, two real-time constraints must be met. First, every video frame that is generated by the camera must make it through all stages of the pipeline and be delivered to the network interface. Second, the end-to-end latency of each frame — defined as the difference between the time the frame arrives at the network interface and the time the frame was generated — must be kept to a minimum. Since current video cameras and frame-grabbers generate data at regular, periodic intervals, the first constraint is easily satisfied by implementing each stage of the pipeline as a periodic task and using any number of real-time scheduling algorithms from the literature to schedule the tasks. The second constraint is not so easily satisfied.

An (NTSC) video frame is generated, and enters the pipeline, every 33.3 ms. In our implementation of the above video pipeline, every task has a period of 33.3 ms. Since there are 5 stages in the pipeline, the worst case end-to-latency of a video frame is 166.6 ms. The worst case occurs when each invocation of each task completes as late as possible within its period and stage $i + 1$ of the pipeline is not invoked until stage $i$ has completed as shown in Figure 1. Whether or not the worst case actually occurs will depend on factors that are beyond the application writer's control such as the magnitude of the total system workload (e.g., the number of other real-time and non-real-time tasks sharing the processor).

Note that the latency bound of 166.6 ms is really an artifact of the pipeline implementation of the video application and is not fundamental to the conferencing

![Diagram showing the video frame processing pipeline and worst case end-to-end latency for a single frame of video.](Image)
problem itself. For example, consider an implementation of the conferencing application that combines functions $FG, UP, CP, FF,$ and $NI$ into a single task. If the task had a period of 33.3 ms, then all video frames that are generated will be delivered to the network interface (assuming the system is still schedulable) and the worst case end-to-end latency of each frame will be no more than 33.3 ms.

The problem is that it is not always possible (or desirable) to collapse all application and system functions into a single task. In particular, when executed on top of a general purpose operating system, many of the real-time application’s functions (such as input and output), are implemented by operating system system calls or servers (and associated device drivers) and are shared with other applications.

The challenge therefore is to support the pipeline model of application design and execution while not incurring the penalty inherent in the straightforward realization of the pipeline. Specifically, we would like to structure the conferencing application as a series of cooperating tasks and maintain a worst case end-to-end latency bound of 33.3 ms — the period of a single stage of the pipeline.

Note that in principle this should be possible since the total amount of computation (ignoring operating system overhead) performed by the single and multi-task implementations of the application are the same. The only difference is that in the multi-task implementation of the application, several video frames may be processed simultaneously (i.e., several video frames may be in the pipeline at any one time).

### 3. A Real-Time Message Passing Service

Our solution to the problem of minimizing end-to-end latency is to make the pipeline structure of the conferencing application known to the kernel and to use this information to schedule the stages of the pipeline as if they were part of a larger sequential program. This technique has been implemented as part of the message passing system in the YARTOS kernel [7]. We begin with an overview of the YARTOS programming model.

The YARTOS kernel supports a simple data-flow model of real-time computation. Briefly, applications are composed of tasks, resources, and ports. Tasks are threads of control, resources are shared abstract data types, and ports are queues for messages. Tasks communicate with other tasks by sending messages to ports. Each port is bound to a unique task. When a message is sent to a port, the kernel schedules the task bound to the port so that the message will be consumed before a deadline defined by the rate at which the message sender emits messages. The deadline is chosen so as to ensure that all messages from this sender can be processed in real-time (i.e., without any buffering). (The YARTOS programming model is explained in greater detail in [9]. The scheduling algorithm used in the kernel is described in [6].)

When tasks and ports are created, the kernel constructs a directed graph of all possible communication paths. When a message is sent from task $T_i$ to task $T_j$, the deadline for task $T_j$ is computed using the time of $T_i$’s most recent invocation as invocation time for $T_j$. That is, tasks $T_i$ and $T_j$ are scheduled as if they were invoked simultaneously — as if they were a single task.

For example, assume task $T_i$ is invoked at time $t$ and has a deadline at time $t + p$. $T_i$ executes sometime during the interval $[t, t+p]$ and sends a message to $T_j$. No matter when the message is actually sent, task $T_j$ is considered to have been invoked at time $t$. It is a property of the YARTOS programming model that the invocation of task $T_j$ “occurring” at time $t$ cannot have a deadline before time $t + p$. Therefore, during the interval $[t, t+p]$, $T_j$ will not preempt $T_i$ and when $T_j$ is dispatched, there will be a message from task $T_i$ for it to process.

The one exception to these invocation rules is when messages arrive from the outside world (e.g., from interrupt handlers). When a task receives a message from an external process, the task’s deadline is computed from the arrival time of the message (using application specified parameters that are sufficient for providing the desired real-time response to the external process).

With this message passing scheme, the time required in the worst case for a message to pass through tasks $T_i$ and $T_j$ in YARTOS is the same as the time required in the worst case for a message to be processed by a single task.
that combined the functions of $T_i$ and $T_j$. Thus the worst case end-to-end latency of a multi-threaded YARTOS application is not a function of the task structure. Rather, it is a function of the deadlines associated with application messages.

For example, in our videoconferencing application, all messages have a deadline for processing of 33 ms. If the $FG$ task receives a message (an interrupt in this case) at time $t$, then if this message results in messages being sent to tasks $UP$, $CP$, $FF$, and $NI$, all messages will be processed at or before time $t + 33$. Therefore, each video frame is delivered to the network interface no more than 33 ms after it was generated.

The alternate approach to minimizing end-to-end latency is to combine all video processing tasks into a single task. However, in our system tasks $FF$ and $NI$ are actually general purpose operating system services that are shared with other user applications and hence cannot be embedded directly into the conferencing application. (In fact, it is largely for this reason that a common approach to achieving real-time performance in general purpose operating systems has been to move application code into the operating system where finer-grain control over resource allocation is also usually possible.)

4. Related Work

Our message passing system is related to the paradigm of communication and scheduling integration reported by Draves et al. [2]. In this work a scheduling and context-switching mechanism based on the programming language concept of continuations is introduced to allow an applications that consists of multiple threads to execute more like a single threaded application. The emphasis is [2], however, was on reducing system overhead. Our work seeks to minimize worst case end-to-end latency.

Other related work includes the general priority model of Harbour et al. [3], wherein periodic tasks can be decomposed into subtasks that may have varying execution priority. In such a model it is possible to more directly express and reason about what we have called end-to-end latency constraints. In our work we have argued that a simple scheduling algorithm (described in [6]) is sufficient for managing latency.

Lastly, the flow shop scheduling results of Bettati and Liu [1] are relevant. They consider the problem of minimizing end-to-end latency in a system of multiple processing elements (e.g., a distributed system). We have only considered the latency problem on a single shared processor.

5. Conclusions and Future Work

The design of general purpose operating systems impose constraints on the way one can structure real-time applications. Common operating system services such as network transport protocols, and device management need to be used by real-time applications. Because such services are shared with other applications they cannot be tightly bound to the real-time applications. We have shown that making application inter-task communication paths known to the kernel, one can provide a worst case end-to-end application latency bound that is the equivalent to the bound for an implementation of the application as a single task.

While we described the real-time message passing service within the context of an application whose tasks form a pipeline, the service can be applied to any graph structure to minimize latency of message communication along any path in the graph.

Currently we are porting the YARTOS message passing service to RT Mach (MK83) kernel and hope to compare the end-to-end latency of applications using the RT Mach and YARTOS communication primitives.

6. References


An Argument for a Runtime Layer in SPARTA Design

Robert W. Wisniewski and Christopher M. Brown
bob and brown@cs.rochester.edu
Department of Computer Science
University of Rochester
Rochester, NY 14627-0226

Abstract

Researchers have used advances in hardware technology to design larger and more complex real-time applications. Larger applications require new integration techniques while more complex applications require a restructuring of the underlying system support. We examine the system design issues of supporting SPARTAs (Soft PParallel Real-Time Applications). There exists a gap between hard real-time kernel mechanisms and the functionality desired by a SPARTA programmer. Thus, an integral part of supporting SPARTA design will be providing an intermediate runtime layer. We describe our experiences building Ephor, including what motivated its conception and development, and the resulting separation of responsibilities both easing SPARTA design and improving their performance.

1 Introduction

Many real-world applications contain both hard and soft real-time components. There has been considerable work on hard real-time system design such as [3] as well as work for parallel [1] and distributed [2] environments. Target applications for hard real-time systems include airplane autopilot and nuclear power plant control. New complex, parallel soft real-time applications have been generating considerable interest. Some example applications are: autonomous navigation, reconnaissance, and surveillance; operator-in-the-loop simulation; and teams of autonomous cooperating vehicles. The real-time community has acknowledged the need to explore issues raised by SPARTAs. Stankovic [4] enumerates a number of issues that we are directly addressing in the design of Ephor*. Among them are "what are the correct interfaces to robotics, RTAI, Vision, ... etc." and "what functionality should be in the OS level and what in the application level."

Designing a SPARTA is challenging, since in its full generality it calls for dynamic decision making about resource allocation, scheduling, choice of methods, and handling reflexive or reactive behavior smoothly within a context of planned or intended actions, and a host of other issues not typically encountered either in off-line or hard real-time applications. SPARTAs need different system support than either the large data-crunching scientific programs or the smaller less-structured applications currently being investigated in parallel environments. Further, supporting such applications was beyond the intended scope of previous real-time kernels because other more fundamental or lower level issues needed to be addressed first.

Hard real-time systems have not been designed to support the newly evolving soft real-time applications. In particular, they lack the flexibility needed to adjust to a complex and dynamic environment. The reason is that they must provide absolute predictability and guaranteed scheduling. Our runtime, Ephor, interacts with SPARTAs, maintaining hard real-time behavior when needed while providing graceful degradation in cases where performance is important but not critical to the success of the application. Our intermediate runtime layer is built on a hard real-time substrate providing the additional functionality needed by SPARTAs. The runtime reduces the replicated work of system monitoring and dynamic decision-making that is common between applications.

Initially, the effort needed to develop a general runtime package, such as Ephor, versus simply incorporating the needed portions into an application, may appear prohibitive. However, an analogy to threads

---

*Ephor was the name of the council of five in ancient Greece that effectively ran Sparta
of control indicates this may not be so. Historically, threads of control were thought of simply as support for co-routining under direct user control. However, through time, many other issues with thread management have arisen. A similar situation applies with tasks, methods, or even planners in SPARTAs. Synchronization between tasks may be a significant issue, as might be the interleaving of tasks, or running one based on an exception generated by another, etc. Although it is conceivable these issues could be handled at the application level much the same way parallel thread management could be, there are compelling reasons for studying the systems aspects of such general capabilities.

The rest of the paper is structured as follows. Section 2 describes the motivation for, and our experiences leading to, designing a runtime. Section 3 contains the separation of responsibilities between the application, runtime, and kernel, facilitating SPARTA design. We present brief concluding remarks in section 4.

2 Motivating Factors

Problem Domain

Our research work in this area developed from a desire to study techniques for handling overdemand in real-time applications. Originally, our plan was to design a real-time application containing controllable overdemand situations. The shepherding problem we devised contains overdemand as well as many other general properties described below in SPARTA Properties. For a complete description of shepherding see [5]. Briefly, sheep (small vehicles) move around in a field (table) and a shepherd (robot arm) tries to maximize the number contained in the field. Before and during implementation we observed that there were several mechanisms that would have been useful but were not provided by current real-time systems such as concurrency control, dynamic technique selection, help in priority assignment, etc. As Stankovic [4] notes, "Because of these reasons many researchers believe that current kernel features provide no direct support for solving difficult time problems, and would rather see more sophisticated kernels..." A system that provided these features would be very useful. Rather than including these features into the kernel and sacrificing kernel predictability, we placed the additional functionality into Ephor, our runtime environment. This allows the designer to use the real-time kernel most appropriate for their environment. The application still receives the same functionality (actually more) and we maintain a predictable kernel.

SPARTA Properties

In designing Ephor in conjunction with the shepherding application we wanted to ensure the mechanisms developed for shepherding would be applicable to other programs. To do so, we designed the shepherding application to have many of the same properties as the soft real-time applications mentioned in the introduction. These applications contain an element of search whereby the agent determines the next course of action. Most are designed around a high-level executive instructing lower levels. The executive reasons using a model of the real world and carries out actions in it. The world is governed by general principles, but is not predictable. There is often an intermediate layer responsible for small corrections to the requested action (servoing). Also, there is often a low-level layer whose actions need to be carried out constantly and can occur "subconsciously", i.e., without intervention from the higher levels.

SPARTA Design Problems

Under the standard taxonomy there is only an application and kernel. Any operations or functions not performed by the kernel are the responsibility of the application. While the application needs to respond to the environment, determine the next course of action, and evaluate current progress, to perform reasonably it also needs to:

1. Monitor the load of the underlying processors. Often the application has a choice of tasks to accomplish the same end. Rather than submit impractical tasks, if the application knew the amount of compute power available, it could quickly choose the appropriate task to submit.

2. Maintain a list of allocated resources. As in 1, a wiser task submission based on task resource allocation yields better behavior.

3. Track execution times of tasks, especially highly variable ones. We have found that locally, the execution time of a task is fairly predictable, so knowing the last several execution times is useful.

4. Determine the correct interleaving of prioritized tasks.

5. Monitor other resources such as memory usage, bus utilization, etc.

It was our objective in designing Ephor to ensure the enumerated ideas could be handled by the generalized runtime, thus removing a significant burden from the SPARTA programmer.
Implementation Conclusions

We have implemented a real-time shepherding simulator and have almost completed implementation of the real-world shepherding application using small vehicles, a robot arm, and cameras. Ephor has been designed and implemented and handles a subset of the items enumerated in the previous section. Results using Ephor's mechanisms [5] indicate the potential of an intermediate runtime to facilitate the design of SPARTAs.

Designing the shepherding application led us to the conclusion that there is considerable functionality above the intended realm of real-time kernels that an increasingly large class of real-time applications strongly desire. It is best not to remove the predictability of the kernel since many critical applications depend on this property. However, there is a large class of applications willing to relax the tight constraints to gain increased functionality. These soft real-time applications will sacrifice predictability with or without a runtime. Further, if Ephor's mechanisms are not desired for a portion of the application they may be ignored causing no overhead to that portion. For this reason, and others mentioned in [5], a runtime layer will have a positive effect on SPARTA design. The only penalty if Ephor is completely ignored (or used only very minimally) is the one processor normally reserved to run it will be unavailable for other tasks. Ignoring Ephor though, defeats the purpose of the layering provided by the runtime. While it is currently possible to do so, we may discover through more experimentation and feedback that it will be best to prevent this. In the next section we describe the responsibilities of each layer.

3 Layer Responsibilities

By defining the responsibilities of each layer, we clearly define the obligations of the SPARTA designer. More importantly, we can specify the interface to the runtime, treating it as a “black box” with respect to the SPARTA programmer. A contribution and important part of our work is a clean separation of responsibilities for each layer and a description of mechanisms provided by Ephor independent of how they are coded. Thus, we not only have provided mechanisms, but a methodology.

Figure 1 shows the three layers in designing a SPARTA and underlying system. Information is shared across the runtime-application boundary by the data structure appearing in the Appendix. The data structure provides flexibility even beyond its primary purpose. For example, it is two-way writable so the application can give hints to the runtime by writing into fields the runtime is normally responsible for updating. The clean breakdown of information communication in Fig. 2 has been achieved by dividing layer responsibilities as detailed below.

Application

The application layer is solely responsible for responding to the environment. The application is responsible for communicating to the runtime (see Appendix) the different goals it will run throughout its execution, the different techniques it has for solving the goals, and the relative benefit of each technique. The application is responsible for determining the interaction of the environment and goals to produce the intended behavior. The application is responsible for indicating when a new goal needs to be solved in response to an environmental stimulus, or as the result of a previously completed goal. In essence the application must provide the flow of control to produce the desired program.

Runtime

The runtime receives the structure of the goals the application will submit throughout its execution via the data structure in the Appendix. As can be observed from the Appendix, items implement techniques, and techniques satisfy goals. The runtime is responsible for determining the execution time of the different techniques for solving the goals. The application can explicitly provide the times, or the runtime may dynamically gather them during the program’s execution. The latter method allows Ephor to adapt in a changing environment. Ephor is responsible for determining and running the appropriate items needed for completing a selected technique. In selecting the technique to solve a requested goal, Ephor need not only be aware of the program structure and application, but also of the internal state of the system. The runtime is therefore responsible for interfacing to the underlying kernel to obtain the information it needs. It is responsible for monitoring the following resources necessary to select dynamically the best technique: processor load, expected available processors for running parallel techniques, memory or cache utilization, bus utilization, and other current resource allocation such as range sensors, manipulator, or cameras. Ephor is responsible for maintaining a central location where resource allocation information can be quickly and coherently obtained by either Ephor or the application.

To provide a comprehensive runtime package we have implemented many mechanisms in Ephor. While
it is beyond the scope of this paper to discuss them in detail individually, we give a list to provide an overview of Ephor’s functionality: 1) dynamic technique selection based on internal system state, 2) schedule tasks using derivative worst case policy, 3) dynamic parallel process control, 4) de-scheduling of all running tasks associated with a particular goal, 5) automatically time tasks and update their status block, 6) data structure to share information between the runtime and application, 7) parallel scheduling of hard and soft real-time tasks, 8) over-demand detection and recovery*, 9) early termination of tasks*, 10) automatic resource allocation based on goal priority*.

A difficulty in soft real-time systems is evaluating the performance of a given mechanism since there is often not a hard metric that can be used to judge success or failure. Part of our continuing work involves defining suitable metrics for measuring our mechanisms. Here we point to one particular case of how the dynamic technique selection mechanism of Ephor performs (a more complete analysis of this mechanism can be found in [5]). Figure 3 represents the performance of two different planners (A and B) and the dynamic selection of them (with runtime). The runtime results were obtained by having Ephor dynamically select between the two planners based on the internal state of the system.

*planned but not yet implemented
run-time system are two-fold. First, there are software engineering and programming benefits: application programmers can specify their needs without knowing how they will be fulfilled; and a common set of mechanisms can be reused across many domains without recoding. Second, by thoroughly investigating many possibilities, we can include in the runtime those mechanisms yielding the best performance.

In designing a Soft PArallel Real-Time Application (SPARTA) we discovered that the functionality provided by current hard real-time operating systems was limited. We developed Ephor, a runtime environment, to increase the functionality of the system while maintaining a predictable kernel. Our design provides a clean separation of responsibilities, facilitating SPARTA design and improving their performance.

Acknowledgements

Tom LeBlanc provided helpful discussions and comments on this work.

Appendix

Ephor—Application Interface (abridged)

struct item-t {
    int imp_kind;  /* indicates if a function or technique implements item */
    union implementer_t{
        funct_t f_implement;  /* pointer to function that implements this item */
        struct technique_t *t_implement;  /* pointer to the technique implementing item */
    } implementer;
    int complete;  /* 0 means nothing, 1 means done, anything else is left to the interpretation of particular item */
};

struct technique_t {
    int priority;  /* 0 -> n the lower the number the higher the priority */
    int cpu_time;  /* the median of the last three times, provides a good dynamic estimate rather than using worst case time */
    int cpu_times[3];  /* used to compute cpu_time see above */
    int cpu_index;  /* indicate which cpu_time index to write to */
    float cpu_per;  /* percentage of an INTERVAL of a cpu this technique needs */
    float max_change;  /* number indicating the maximum percentage change */
    int cutoff_time;  /* when the system should terminate this technique */
    int memory;  /* space required by this technique, instructions and data */
    int *item_par_des;  /* the parallel ordering on items similar numbers may proceed in parallel, low numbers must be run before higher numbers */
    struct item-t *item;  /* set of items that implement this technique */
};

struct goal-t {
    boolean periodic;  /* TRUE indicates task is periodic */
    int rate;  /* if periodic is true the system runs this goal at rate */
    int run_technique;  /* technique that should currently be run to satisfy goal */
    int numb_techniques;  /* number of different possible techniques for this goal */
    struct technique_t technique[MAX_TECHS];  /* list of techniques to solve goal */
};

MAIN struct goal-t goal_list[MAX_GOALS];  /* a list of goals for the application*/

References

Real-Time Platforms and Environments for Time Constrained Flexible Manufacturing*

John A. Stankovic, Krithi Ramamritham and Goran Zlokapa
Department of Computer Science
University of Massachusetts
Amherst, Mass 01003

Abstract

The Spring Kernel and associated algorithms, languages, and tools provide system support for static or dynamic real-time applications that require predictable operation. Spring currently consists of two major parts: (1) the development environment, where application and target systems are described, preprocessed and downloaded, and (2) the run-time environment, where the operating system, the Spring Kernel, creates and ensures predictable executions of application tasks. Very recently, we have integrated our real-time systems technology with component technologies from robotics, computer vision, and real-time artificial intelligence, to develop a test platform for flexible manufacturing. But the results being produced are generic so that they should be in many other real-time applications such as air traffic control and chemical plants. In this paper we describe this platform, identify new features that we developed, and comment on some lessons learned to date from this experiment.

1 Introduction

The Spring Kernel [6] is designed to conform to the requirements of a wide range of highly predictable and dynamic real-time applications. The strength of its run-time support lies in the use of its two distinct scheduling concepts as well as its support for both predictability and flexibility. In regards to scheduling, it supports a once-guaranteed-always-guaranteed policy suited for applications, or parts of an application that impose stringent time and resource requirements, or where once an operation begins it cannot be undone. It also provides a best-effort type of scheduling, where the system dynamically creates a schedule to maximize the total accrued system value. Subject to system requirements, these two scheduling concepts can coexist within one application. The kernel also retains a significant amount of semantic information at runtime, supplied by the system designers and programmers as well as extracted by various tools such as the compiler. This information is then utilized at runtime providing a high degree of flexibility when required. This flexibility is subject to the scheduling rules and algorithms so that predictability is retained even as the system is adapting. We refer to this architectural strategy as a reflective architecture [7]. While many papers have been written describing various innovations in the Spring kernel and its associated scheduling algorithms [5, 6], in this paper we report on new extensions and lessons learned when applying the ideas and system to flexible manufacturing [1, 2]. The extensions arise both in developing a complete runtime platform and because of the need for integrating component technologies from robotics, computer vision, and real-time AI with this real-time computing platform.

2 The Flexible Manufacturing Testbed

The basic idea underlying the testbed is to model applications which provide predictable responses while functioning in nondeterministic environments. In this testbed (see Figure 1), objects or material needed by consuming processes are introduced nondeterministically into a circular queue awaiting processing. A consuming process can request (a specific combination of) objects at any time, and it can set arbitrary deadlines and values for the objects needed by it. The circular queue can control the type of incoming material and the rate at which it is processed.

To maximize total accrued system value (in terms of objects delivered in time to consuming processes) and resource utilization, Spring’s dynamic scheduling
algorithm is used to manage the resources in the system. Specifically, based on resource availability, specific requests of consuming processes, as well as specific timing constraints, objects are removed from the circular queue and placed on a delivery platform in a timely manner. The delivery platform represents a user specified, finite capacity intermediate storage. All objects on this platform are guaranteed to meet their timing constraints and to be delivered to the downstream processes as requested and in time.

The entire specification of such a system, from application processes to target hardware, is described using a System Description Language (SDL) [4]. On the other hand, all system dynamics are handled by the Spring Kernel.

This testbed has characteristics applicable to a wide variety of actual, real world applications including:

1. Air Traffic Control — airplanes can enter a holding pattern, they can leave if fuel is low or if they cannot be guaranteed timely landing, required terminal, and service crew. If they are admitted to the runway they must be guaranteed full service.

2. Chemical Plants — different chemicals ready for mixing are placed on the conveyor belt. The consuming processes require chemicals to be mixed in a certain order. Due to chemical deterioration, each chemical solution must be either delivered within a certain time, or it must be disposed to prevent hazards.

3. Flexible Manufacturing — robotic workcells, depicted in the figure above as the consuming process, can perform incremental operations such as mechanical assembly or quality control inspection, and deliver finished components to a subsequent manufacturing operation.

3 Extensions and Lessons Learned

Our prior work on scheduling and operating system support for real-time systems [5, 6] as well as recent work on software description languages and tools [4] was not targeted at any particular application. Our goal was to design them to be applicable to time-critical applications that had a broad set of characteristics.

In this section we discuss how some of these concepts and their practical realisations in Spring had to be extended to apply them to the flexible manufacturing platform.

3.1 Scheduling Extensions

For flexible manufacturing, it was necessary to support tasks with precedence constraints, shared resources and multiprocessing. Spring scheduling algorithms had been designed with such requirements in mind [5].

However, additional requirements were imposed by the fact that scheduling must occur at different levels of abstraction. At the higher level the system must deal with orders for products, resources which consist of parts and subcomponents to be automatically assembled – constrained by robots, floor space, cost, and expected profits. Decisions made at this level, handled by the real-time AI subsystem, determined which of the incoming orders need to be carried out, computational resources permitting. Whether it was possible to carry out a specific order was determined by the scheduler at the lower level, where the system deals with the computational resources needed to move robots, assemble products, etc. It was neces-
sary to implement both levels of scheduling with a feedback interface between these levels. For example, if the higher level decides to make certain products, the actual manufacturing floor may not be capable of performing these tasks in time. Such information supplied to the higher level scheduler improves performance of the system in choosing between alternatives.

Interesting research questions regarding multiple levels of scheduling include:

- how to partition the scheduling functionality between the high level (RTAI) planner and the system level scheduler (which is also a planner),
- what information should be passed back and forth between the levels, and
- how to pass information back and forth between the schedulers so as to get the best performance.

In developing the flexible manufacturing testbed we also found it necessary to be able to hold resources across a set of processes. For example, a set of processes may require a common tool which cannot be shared with others. This adds an interesting scheduling complication not typically addressed by real-time scheduling algorithms. We also found that deadlines can sometimes be relaxed within a deadline tolerance [3]. Interesting questions involve understanding the cumulative effect of missing the original deadline, but satisfying the tolerance factor.

### 3.2 Extensions to the Kernel to Interface with External Subsystems

As originally implemented, the Spring kernel controlled computational activities running on processors within the multiprocessor Spring node(s). However, in the flexible manufacturing platform there was a need to control, in a timely fashion, not only these activities, but also robotic and vision processes running outside the Spring node(s). This is because, given that commercial robotics and vision subsystems are highly developed and efficient, it is necessary to be able to link such subsystems into a flexible manufacturing plant without re-implementation. To do this, we defined and implemented a remote interface so that such subsystems can be added to the Spring runtime platform, as long as they adhere to the interface requirements. The interface allows the Spring scheduler to control the timing properties of the external subsystems. The Spring, vision, and robotic subsystems interact via distributed shared memory, implemented using ScramNet[8].

### 3.3 System Description Language

The system description language (SDL) had been designed to provide a way for developers to specify the properties of all parts of the system in great detail, independent of the application functionality [4]. To provide easier system integration and to assist in on-line scheduling, a method of compiling or mapping program representations to task representations was also developed. The compiled information is available for use by other tools as well as the runtime system that use, modify, or add to it. In short, SDL provides support for specification, compilation, and execution of applications on the Spring system. It is also used for the specification of simulations run under Spring's scheduling testbed. In this way, both the actual system and the simulations complement each other. This is especially important in robotic applications where testing must be done with simulated robots for safety reasons, before you control the actual robots.

While the SDL provides software support for specifying important information, extensions were necessary when used with the flexible manufacturing platform:

- techniques to describe the interfaces with the robotic and vision subsystems and how they are expected to operate (including the expected workloads),
- specification of fault tolerance requirements and design, and
- linking computer aided design (CAD) and design for manufacture (DFM) tools to SDL.

Another key issue is the need for tools to aid the system builder in deriving deadlines from time, value and fault properties of the application and environment. In flexible manufacturing there is a combination of loose time constraints and very precise time constraints which are linked to each other. For example, the arrival of parts, orders for products, and delivery dates and times usually have loose and unpredictable timing requirements. Yet, sometimes delivery times are very strict and missing the deadline can cause serious financial loss. Further, once a product is begun there are often tight and strict deadlines to be met in the form of commands to the robots else the product is ruined, or worse the robot itself is damaged.

### 3.4 Integrated Simulation Support

Simulation is critical to flexible manufacturing. We are developing a simulator that is integrated in three ways: across multiple levels of scheduling, with the runtime system model, and with actual robotic workcells.

In order to understand the operation of the system prior to putting it into use, we have developed a simulator that is driven from an application level view. This consists of being able to order products, have raw materials arrive, and see the flexible manufacturing floor in operation, i.e., visualize the robots assembling products. Then it is possible to zoom into
the system level and see what computational entities are actually running to effect the application level actions. The schedules are dynamically changed as the higher level actions proceed, precedence constraints can be displayed, and summary statistics continuously updated. These features provide the integration across levels of scheduling.

The simulator also accurately follows the runtime model of the flexible manufacturing testbed system so that the same workloads, algorithms, etc. are operating in both systems. The exact same tests can drive both systems and the outputs can be directly compared.

We also have plans to integrate n copies of the simulator running on workstations with the actual robot workcell so that a distributed factory floor can be modeled. This will permit experimentation with distributed systems and coordination algorithms.

4 Summary

Attempting to use the Spring algorithms and kernel to implement the flexible manufacturing platform has resulted in significant improvements in the system and has identified a number of new research issues some of which have been briefly discussed here. As of this writing the physical testbed has been completely implemented, the kernel, SDL and simulator are all functioning with two exceptions: (i) part of the interface between the Spring scheduling algorithm and the real-time AI planner remains to be fully debugged, and (ii) minor modifications required by the scheduling algorithm must be made. These should be completed shortly.

References


Session VII: Concurrency Control

Chair: Vic Wolfe
U. Rhode Island
A Mixed Locking/Abort Protocol for Hard Real-Time Systems

LihChyun Shu  Michal Young
{shu,young}@cs.purdue.edu
Purdue University
Department of Computer Sciences
West Lafayette, IN 47907-1398

1 Introduction

Serializability greatly simplifies reasoning about correctness in concurrent systems, including real-time systems. Our research addresses concurrency control protocols that accommodate analytic guarantees of schedulability, can be implemented with small bounded overheads and blocking, and ensure serializable execution of entire tasks including complete read/compute/write cycles (as opposed to serializable execution only of short embedded transactions without computation.)

One such protocol which combines locking and abort is described below. Among its interesting properties are that transactions scheduled by locking are never aborted, tasks are aborted only due to conflict with higher priority tasks, and the cost of abortion can be bounded for the purpose of schedulability analysis. The protocol is illustrated with an avionics example adapted from [4]. The priority ceiling protocol can ensure schedulability of 8 tasks if serializability of only short sequences of data accesses is required, but cannot schedule even the first 2 tasks if serializability is required for whole tasks. Under reasonable assumptions our protocol achieves schedulability of the first 6 tasks while guaranteeing serializability of entire tasks.

2 Model and assumptions

We consider schedulability for a set of tasks, \{\tau_1, \tau_2, \ldots, \tau_n\}. We consider each task also as a transaction which may contain read and write operations to shared data and is a unit of consistency, i.e., if executed alone, it transforms the shared data from a consistent state to another consistent state. \tau_i is the transaction associated with task \tau_i, 1 \leq i \leq n. \tau_i[x] and \omega_i[x] denote \tau_i's read and write operation on data item x, respectively. Two operations are said to conflict if they both operate on the same data item and at least one of them is a write.

3 Mixed locking/abort protocol

SRP and read/write PCP are pure locking protocols with the characteristic that worst-case blocking is limited to the sizes of embedded transactions or critical sections. In [6], PCP is termed a 2-phase locking protocol, but embedded transactions are presumed to contain only database operations. This limitation makes controlling priority inversion easier, but reasoning about overall system correctness harder. Unfortunately, a 2PL-scheduled transaction consisting of a read-compute-write sequence must not begin to release locks until the last lock has been obtained; critical sections may therefore be nested and may extend across the middle compute steps.

The protocol described below uses R/W SRP as a baseline strategy, but schedules a transaction T by abort when schedulability analysis reveals that T causes excessive blocking. T immediately releases each read lock after its read access, hence incurring less blocking to higher-priority transactions. Since the protocol is not 2-phase, a combination of locking and timestamps are used to order conflicting operations.

We assume a source of monotonically increasing timestamps. Each data item x is associated with two timestamps: Rcur[x] from the most recent read operation and Wmax[x] from the most recent write operation.
• In transactions scheduled by pure locking, locks are requested as in 2PL. When a transaction \( T \) commits, it obtains its timestamp \( t_s(T) \) and for each datum \( x \) read (written) by \( T \), sets \( Rcur[x] \) (Wmax[x]) equal to \( t_s(T) \) and then releases its lock on \( x \).

• In transactions scheduled by locking and abort, \( T \) obtains its timestamp \( t_s(T) \) at initiation.

For each item \( x \) accessed in the read phase, \( T \) first sets a read lock on \( x \). It then checks whether \( Wmax[x] > t_s(T) \) and aborts if so; otherwise it reads \( x \). \( Rcur[x] \) is set to \( t_s(T) \), and the read lock on \( x \) is released.

For each item \( x \) accessed in the write phase, \( T \) sets a write lock on \( x \). It then checks whether \( Rcur[x] > t_s(T) \), and if so it aborts. If \( Wmax[x] > t_s(T) \), \( T \) releases the write lock without writing (an application of Thomas’ write rule [7]). Otherwise, it places \( x \) on wList and delays the actual write operation until the commit phase.

In the commit phase, each \( x \) on wList is written, \( Wmax[x] \) is set to \( t_s(T) \), and then the write lock on \( x \) is released.

As in read/write PCP, locks in our protocol are set and released by changing the \( r/w \) priority ceilings of the corresponding data items. The protocol is not two phase since read locks of each transaction scheduled by abort/locking are released immediately after access. To guarantee serializability, timestamps are utilized, in addition to locks, to order conflicting operations.

Observe that \( Wmax[x] \) holds the maximum timestamp of transactions that updated \( Wmax[x] \) (it increases monotonically) but \( Rcur[x] \) holds the timestamp of the transaction that most recently updated \( Rcur[x] \). Permitting \( Rcur[x] \) to be updated in the “wrong” order complicates the correctness proof, but eliminates a costly critical section in an implementation.

4 Properties of the mixed protocol

We denote operations on \( x \) by \( o[x], \ p[x] \) and \( q[x] \) where it is not necessary to distinguish between read and write. \( t_s(k) \) denotes acquisition of a timestamp by transaction \( T_k \). \( U^r_k[x] \) denotes \( T_k \)'s updating of \( Rcur[x] \) if \( o = r \) or \( Wmax[x] \) if \( o = w \). We assume either \( U^r_k[x] < H U^r_{j}[x] \) or \( U^r_k[x] < H U^r_{f}[x] \) for any two transactions \( T_k \) and \( T_j \) and \( o = r \) or \( w \).

Observation 1 For every transaction \( T_k \) and an operation \( o_k[x] \) of \( T_k \), \( t_s(k) < H U^r_k[x] \) and \( o_k[x] < H U^r_k[x] \). Hence, \( t_s(k) < H U^r_k[x] \) and \( o_k[x] < H U^r_k[x] \) for every schedule \( H \).

This follows from the rules that a transaction acquires its timestamp before it updates either \( Rcur \) or \( Wmax \), and it performs each of its operations before it updates either \( Rcur \) or \( Wmax \).

Definition 1 Given any operation \( q_j[x] \), we call \( p_i[x] \) the immediate preceding conflicting operation of \( q_j[x] \) if \( p_i[x] \) executes before and conflicts with \( q_j[x] \), and \( p_o[x] \) such that \( o_k[x] \) also conflicts with \( q_j[x] \) and \( U^r_{i}[x] < H U^r_{o}[x] < H U^r_{j}[x] \).

Note that \( o_k[x] \) may or may not conflict with \( p_i[x] \).

Observation 2 If \( o_k[x] \) conflicts with \( p_i[x] \), then \( U^r_{i}[x] < H U^r_{o}[x] \) iff \( o_k[x] < H p_i[x] \).

Informally, timestamp order is consistent with the order of operations. This follows from the rules that each conflicting lock is not released until \( Rcur \) or \( Wmax \) has been updated. By Definition 1 and Observations 1 and 2, we have \( U^r_i[x] < H q_j[x] < H U^r_j[x] \). The next observation follows directly from Definition 1.

Observation 3 If \( q = w \) (a write operation), then both \( Rcur[x] \) and \( Wmax[x] \) will remain unchanged after \( U^r_i[x] \) is executed and before \( q_j[x] \) is executed. If \( q = r \), then \( Wmax[x] \) will remain unchanged after \( U^r_i[x] \) is executed and before \( q_i[x] \) is executed.

Property 1 The mixed locking/abort protocol guarantees serializability.

Proof: Given any operation \( q_j[x] \), let \( p_i[x] \) be its immediate preceding conflicting operation. We first show if \( q_j[x] \) was not rejected or ignored, then \( t_s(T_i) < t_s(T_j) \). There are four cases to consider:

Case I1 Both \( T_i \) and \( T_j \) are scheduled by pure locking: By the pure locking scheduling rule, the lock on \( x \) is not released until timestamp is acquired and properly attached. Since \( p_i[x] \) precedes and conflicts with \( q_j[x] \), \( T_i \) must obtain its timestamp before \( T_j \) did. Hence, \( t_s(T_i) < t_s(T_j) \).

Case I2 \( T_j \) is scheduled by abort/locking while \( T_j \) is scheduled by pure locking: \( T_i \) obtains its timestamp when it starts. Also, a lock is set on \( x \) before \( p_i[x] \) is performed. Since \( T_j \) obtains its timestamp when it commits, \( t_s(T_i) < t_s(T_j) \).

Case I3 \( T_i \) is scheduled by pure locking while \( T_j \) is scheduled by abort/locking: Since both \( T_i \) and \( T_j \) set a lock on \( x \) and \( p_i[x] \) precedes \( q_j[x] \), by the time \( q_j[x] \) is about to be performed \( p_i[x] \) and \( U^r_j[x] \) must have been done. Since \( p_i[x] \) is the immediate
preceding conflicting operation of \(q[x]\), by Observation 3, no conflicting operations will update Rcur[x] or Wmax[x] or both after \(U'_i[x]\) is executed and before \(q_j[x]\) is executed. If \(ts(T_i) > ts(T_j)\), then \(T_j\) will be aborted unless \(p = q = w\) (in that case \(q_j[x]\) will be ignored by Thomas' write rule).

**Case I4** Abort/locking used for both \(T_i\) and \(T_j\): similar to case I3.

Now suppose \(ts(T_i) < ts(T_j)\). We show \(ts(T_k) < ts(T_j)\) for any other preceding conflicting operation \(o_k[x]\) of \(q_j[x]\). Suppose to the contrary that \(ts(T_k) > ts(T_j)\). We have \(ts_i < H \ ts_j < H \ ts_k\) because \(ts(T_i) < ts(T_j) < ts(T_k)\). There are two cases to consider:

**Case O1** \(o_k[x]\) and \(p_i[x]\) conflict: \(o_k[x]\), \(p_i[x]\), and \(q_j[x]\) are pairwise conflicting operations. By our assumptions, \(o_k[x] < H q_j[x]\) and \(p_i[x] < H q_j[x]\). If \(p_i[x] < H o_k[x]\), then \(p_i[x] < H q_j[x]\). By Observation 2, \(U'_i[x] < H U'_k[x] < H U'_j[x]\), which violates Definition 1 for immediate preceding conflicting operations. Hence, we must have \(o_k[x] < H p_i[x] < H q_j[x]\) and \(U'_k[x] < H U'_j[x]\). By Observation 1, \(ts_k < H U'_k[x]\). Hence, the schedule must contain \(ts_i < H ts_j < H ts_k < H U'_k[x] < H U'_i[x] < H U'_j[x]\). Because operations of \(T_i\) and \(T_j\) are not properly nested, this execution violates the stack-based discipline.

**Case O2** \(o = p = r = q = w\): Both \(T_k\) and \(T_i\) must modify Rcur[x], i.e., \(U'_i[x]\) and \(U'_k[x]\). Since both \(r_i[x]\) and \(r_k[x]\) precede and conflict with \(w_j[x]\), by Observation 2, \(U'_i[x] < H U'_k[x]\) and \(U'_i[x] < H U'_j[x]\). By our assumption, either \(U'_k[x] < H U'_j[x]\) or \(U'_j[x] < H U'_k[x]\). If \(U'_j[x] < H U'_k[x]\), then we have \(U'_i[x] < H U'_j[x]\), which violates our assumption that \(r_i[x]\) is the immediate preceding conflicting operation of \(w_j[x]\). Hence, \(U'_j[x] < H U'_i[x]\). The schedule thus must contain \(ts_i < H ts_j < H ts_k < H U'_i[x] < H U'_j[x] < H U'_k[x]\), which again violates the stack-based discipline.

**Property 2** Transactions scheduled by pure locking will never be aborted.

**Proof:** Follows from Cases I1 and I2 in the proof of Property 1.

When a transaction is aborted, we must remove its effect to the database as well to other transactions. If the protocol were not designed carefully, this might trigger further abortions, often termed cascading abort.

**Property 3** Executions produced by the mixed protocol are cascadeless.

**Proof:** Follows from the scheduling rules that write locks are held until after a transaction commits or aborts.

**Property 4** If a transaction is aborted, then it is aborted by a higher-priority transaction.

**Proof:** Suppose \(T_j\) must be aborted because its operation \(q_j[x]\) can not be performed because a conflicting operation \(p_i[x]\) of \(T_i\) has been executed and \(ts(T_i) > ts(T_j)\). We want to show that \(T_i\)'s priority must be greater than \(T_j\)'s. Since \(ts(T_i) > ts(T_j)\), \(ts_j < H ts_i\). By Observations 1 and 2, the schedule thus contains \(ts_j < H ts_i < H U'_i[x] < H q_j[x]\). If \(T_j\) has higher priority than \(T_i\), then \(T_j\) is blocked by lower-priority transaction \(T_i\) after \(T_j\) starts, which violates the stack-based discipline. Hence, \(T_i\)'s priority must be higher than \(T_j\)'s.

**Observation 4** When transactions \(T_i\) and \(T_j\) contain two conflicting operations \(p_i[x]\) and \(q_j[x]\), respectively and \(T_i\)'s priority is higher than \(T_j\)'s, then the worst-case abortion cost for \(T_j\) by \(T_i\) due to conflict on \(x\) is the longest execution time from \(T_j\)'s initiation up to (but not including) \(q_j[x]\).

This can be observed in the proof of Property 4: if \(q_j[x]\) has been executed before \(T_i\) preempts \(T_j\), then \(T_j\) will not be aborted by \(T_i\) due to conflict on \(x\). We call such cost prefix abortion cost for \(T_j\). If \(T_i\) and \(T_j\) conflict on more than one data item, we need only consider the largest such cost. We call such cost A-costij.

Notice when a transaction is aborted, due to delayed writes there is no need to undo its write operations. In addition, there is no need to undo its read operations, i.e., to recover the old value of Rcur for each data item read by the transaction. Those reads can be thought of as "ghost" operations and cause no harm to overall system correctness. As a result, the overheads in aborting a transaction are very small.

**Lemma 1** The worst-case abortion cost charged to task \(r_j\) by conflicting task \(r_i\) is \([P_{r_i}] \times A\text{-cost}_{ij}\).

**Proof:** Because of stack-based discipline, each instance of \(r_i\) can abort \(r_j\) at most once. The Lemma thus follows from Observation 4.

We define \(HPC_j = \{r_i: r_i\) has higher priority than \(r_j\) and \(r_i\) conflicts with \(r_j\}\).

**Lemma 2** The worst-case abortion cost for \(r_j\) is \(\sum_{r_i \in HPC_j} ([P_{r_i}] \times A\text{-cost}_{ij})\).

**Proof:** Follows from Lemma 1 and Property 4.
5 Application and schedulability analysis

When performing schedulability analysis, we first assume that all tasks are scheduled by pure locking. If all critical tasks are schedulable, there is no reason to consider scheduling tasks by abort/locking. Otherwise, we add timestamp management overheads and again calculate worst-case execution times and blocking duration. The schedulability analysis will then determine which tasks must be scheduled by abort/locking.

Whenever a task \( \tau_i \) is found not schedulable due to excessive blocking caused by a lower priority task \( \tau_j \), we schedule \( \tau_j \) by abort. We calculate worst-case abortion cost for \( \tau_j \) based on Lemma 2. This abortion cost effectively becomes part of the computation time for \( \tau_i \). We then re-evaluate worst-case blocking to \( \tau_i \) and resume the schedulability analysis. Because the new blocking caused by \( \tau_j \) cannot be greater than before, schedulability results for tasks with higher priority than \( \tau_i \) will not be affected.

An example

The avionics platform example in [4] has 18 periodic tasks and 9 data objects. As in [4], task Weapon_Release is ordered second (not in pure rate-monotonic order) to meet a 5 ms jitter requirement.

We assume:

- timestamp acquisition takes at most 50 \( \mu s \).
- each update of Rcur or Wmax takes at most 0.5 \( \mu s \).
- each read/write of a datum takes at most 0.5 \( \mu s \).
- reading Rcur or Wmax and comparing it to a transaction's own timestamp takes at most 1 \( \mu s \).
- set/release a lock takes at most 50 \( \mu s \).
- for each datum, access wList takes at most 50 \( \mu s \).

Table 1 shows task set characteristics from [4] but with blocking calculated from execution times of whole tasks rather than short critical sections. The schedulability analysis is based on the "critical time test" reported in [4]. Task Weapon_Release is not schedulable in a pure locking protocol due to its stringent jitter requirement and excessive blocking by lower-priority tasks, even though cumulative task utilization is only 6.15%. To schedule Weapon_Release and meet its jitter requirement, we must permit abortion of each lower-priority task that reads "DB" and whose execution time is greater than 1. (If the jitter requirement is removed as in [2], then all the tasks will be schedulable by pure locking.) All other tasks can be scheduled by pure locking.

Table 2 illustrates the schedulability calculations under the new protocol with all overheads for the first six tasks.

6 Conclusion

The non-2-phase protocol described above can improve system schedulability while maintaining a strong correctness criterion, i.e., serializability (of whole tasks and not just of small sequences of data accesses). It is an example of a concurrency control protocol suitable for hard-real-time systems, and is (to our knowledge) the first example of a protocol that may abort tasks and yet achieve better worst case schedulability than a pure locking protocol. Additional overheads are incurred for timestamp management and abortion, but these overheads are small and need not be incurred by all tasks. The choice of which tasks require timestamp management and possible abortion is straightforward and driven by schedulability analysis. The general avionics example adapted from [4] illustrates a class of system for which selective abort may increase the number of tasks whose worst-case schedulability can be guaranteed.

References

Table 1: Task set characteristics adapted from the generic avionics example in [4].

<table>
<thead>
<tr>
<th>Task</th>
<th>Period (ms)</th>
<th>Exec. (ms)</th>
<th>Blocking* (ms)</th>
<th>Read set</th>
<th>Write set</th>
<th>Abort?</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer_INTERRUPT</td>
<td>1</td>
<td>0.051</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Weapon_Release</td>
<td>200</td>
<td>3</td>
<td>9**</td>
<td>DB,N</td>
<td>DB</td>
<td>Abort</td>
</tr>
<tr>
<td>Radar_Tracking_Filter</td>
<td>25</td>
<td>2</td>
<td>9</td>
<td>DB</td>
<td>DB</td>
<td>Abort</td>
</tr>
<tr>
<td>RWR_Contact_Mgmt</td>
<td>25</td>
<td>5</td>
<td>9</td>
<td>DB,N,K,W</td>
<td>DB</td>
<td>Abort</td>
</tr>
<tr>
<td>Poll_Bus_Device</td>
<td>40</td>
<td>1</td>
<td>9</td>
<td>all</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Weapon_Aim</td>
<td>50</td>
<td>3</td>
<td>9</td>
<td>N,T</td>
<td>DB</td>
<td></td>
</tr>
<tr>
<td>Radar_Target_Update</td>
<td>50</td>
<td>8</td>
<td>9</td>
<td>DB,K,R</td>
<td>DB</td>
<td>Abort</td>
</tr>
<tr>
<td>Poll_Bus_Device</td>
<td>80</td>
<td>1</td>
<td>9</td>
<td>all</td>
<td>DB</td>
<td>Abort</td>
</tr>
<tr>
<td>Display_Graphic</td>
<td>80</td>
<td>2</td>
<td>5</td>
<td>DB</td>
<td>-</td>
<td>Abort</td>
</tr>
<tr>
<td>Tracking_Target_Upd</td>
<td>100</td>
<td>5</td>
<td>3</td>
<td>DB,N,K,R</td>
<td>D,W</td>
<td>Abort</td>
</tr>
<tr>
<td>Weapon_Protocol</td>
<td>200</td>
<td>1</td>
<td>3</td>
<td>K</td>
<td>DB</td>
<td></td>
</tr>
<tr>
<td>Poll_Bus_Device</td>
<td>200</td>
<td>1</td>
<td>3</td>
<td>K</td>
<td>DB</td>
<td></td>
</tr>
<tr>
<td>Display_Stat_Update</td>
<td>200</td>
<td>1</td>
<td>3</td>
<td>DB</td>
<td>all</td>
<td></td>
</tr>
<tr>
<td>Display_Stat_Update</td>
<td>1000</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>Nav_Status</td>
<td>1000</td>
<td>1</td>
<td>0</td>
<td>DB</td>
<td>D</td>
<td></td>
</tr>
</tbody>
</table>

*Worst-case blocking based on treating whole tasks as transactions, as in [2] but in contrast to [4].

**Note that blocking for Weapon_Release as calculated in [4] can be no more than 1.745ms, despite conflict with Display_Graphic which has computation time 3ms and reads and writes DB. This difficulty is avoided in [2] by removing the jitter requirement for Weapon_Release.

Table 2: Schedulability calculations for the mixed locking/abort protocol.

<table>
<thead>
<tr>
<th>Task</th>
<th>Period (ms)</th>
<th>Exec. (ms)</th>
<th>Blocking (ms)</th>
<th>Abort (ms)</th>
<th>Schedulability Test</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer_INTERRUPT</td>
<td>1</td>
<td>0.051</td>
<td>0</td>
<td>0</td>
<td>0.051 &lt; 1</td>
</tr>
<tr>
<td>Weapon_Release</td>
<td>200</td>
<td>3.0505</td>
<td>1.0545</td>
<td>0</td>
<td>[5/1] x 0.051 + 3.0505 + 1.0545 = 4.36 &lt; 5</td>
</tr>
<tr>
<td>Poll_Bus_Device</td>
<td>40</td>
<td>1.0545</td>
<td>3.052</td>
<td>0</td>
<td>[40/1] x 0.051 + [40/200] x 3.0505 + [40/25] x (2.0905 + 10.6715) + [40/40] x 1.0545 + 3.052 = 35.227 &lt; 40</td>
</tr>
<tr>
<td>Weapon_Aim</td>
<td>50</td>
<td>3.052</td>
<td>3.051</td>
<td>0</td>
<td>[50/1] x 0.051 + [50/200] x 3.0505 + [50/25] x (2.0905 + 10.6715) + [50/40] x 1.0545 + 3.052 = 36.7915 &lt; 50</td>
</tr>
</tbody>
</table>

Acknowledgments. This material is based upon work supported by the National Science Foundation under Grant No. CCR-9157629, with additional support from AT&T. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of the National Science Foundation.
Window-Consistent Replication for Real-Time Applications *

Jennifer Rexford, Ashish Mehra, James Dolter and Farnam Jahanian

Real-Time Computing Laboratory
Department of EECS
The University of Michigan
Ann Arbor, MI 48109-2122

E-mail: {jrexford, ashish, jdolter, farnam}@eecs.umich.edu

Abstract

Two widely-studied approaches for structuring fault-tolerant services are the state-machine and the primary-backup replication schemes. For a large class of soft and hard real-time applications, the degree of consistency among servers can be exploited to design replication protocols with predictable timing behavior. This is particularly useful in applications, such as automated process control, in which one can tradeoff the quality or precision for timely availability of data.

This paper presents the architecture and prototype implementation of a primary-backup replication service that employs window consistency semantics between the primary data repository and the backups. A client registers a data object with the service by declaring the consistency requirements for the data, in terms of a time window. The primary ensures that each backup site maintains a version of the object that was valid on the primary within the preceding time window by scheduling update messages to the backups.

Decoupling the transmission of updates to the backups from the processing of client requests permits the primary to handle a higher rate of operations and provide more timely service to clients. The non-blocking semantics free the client from waiting for updates to the backups to complete. Furthermore, real-time scheduling of update messages can guarantee controlled inconsistency between the primary and backup repositories.

1 Introduction

A common approach to building fault-tolerant distributed systems is to replicate servers that fail independently. The objective is to give the clients the illusion of a service that is provided by a single server. Two widely-studied approaches for structuring fault-tolerant services are the primary-backup and the state-machine replication schemes. In both approaches, a modify request from a client results in the execution of an agreement protocol that ensures consistency among the replicated servers. For example, in the traditional primary-backup model, each client modify request to the primary repository requires an update transmission to the backup. This approach artificially ties the rate of client modify operations to the rate of updates to the backups, limiting both response time predictability and total system throughput while ensuring consistent data after fail-over. For a large class of soft and hard real-time applications, this restriction can be more detrimental than having a slightly stale copy of the data on the backups.

This paper presents the architecture of a new primary-backup scheme, referred to as the window-consistent replication service [1], which exploits the ability of many real-time applications to tolerate controlled time-inconsistency of the repository to provide timely availability of this data. The notion of window consistency relaxes atomic or causal consistency among replicas to obtain less expensive replication protocols. In particular, the proposed replication scheme exploits temporal constraints on objects to maintain a less current but acceptable version of the primary data on the backup. A client registers a data object with the service by declaring the consistency requirements for the data, in terms of a time window.

*The work reported in this paper was supported in part by the National Science Foundation under Grant MIP-9203895. Any opinions, findings, and conclusions or recommendations expressed in this paper are those of the authors and do not necessarily reflect the view of the NSF. Also supported by a grant from the Rackham School of Graduate Studies at the University of Michigan.
The primary ensures that each backup site maintains a version of the object that was valid on the primary within the preceding time window by scheduling selective update messages to the backups. The time window essentially establishes a bounded distance between the primary and the backup states for each object. The following example illustrates the motivation for the proposed approach.

Example - Highly-Available Process Control System: Consider a primary-backup system for automated manufacturing and process control applications, as shown in Figure 1. The primary and the backup nodes share external devices such as sensors. The primary runs in a tight loop sampling sensors, calculating new values, and sending signal to external I/O under its control. The primary also maintains an in-memory data repository which is updated frequently during each iteration of the tight control-loop. One of the requirements on the system is to be able to switch to the backup in case of the primary failure within a few hundred milliseconds.

The in-memory data repository must be replicated on the backup to meet the strict timing constraint on the switch-over. Since there can be hundreds of updates to the data repository during each iteration of the control loop, it is impractical (and perhaps impossible) to update the backup synchronously each time the primary copy is changed. An alternative solution is to exploit the data semantics in a process control system by allowing the backup to maintain a less current but an acceptable copy of the data that resides on the primary. If the data on the backup does not fall too far behind the version on the primary, the backup can recover from a primary failure. For example, updates can be sent in batches or selectively to the backup. If the primary fails, the backup can take over even if the last few updates are lost. The objective is, however, to keep the backup data recent such that it can reconstruct a consistent system state by extrapolating from previous values and by reading new sensor values. However, one must ensure that the distance between the primary and the backup copies is bounded within a predefined time. In fact, different objects may have distinct tolerances in how far the backup can lag behind before the object state becomes stale. The challenge is to bound the distance between the primary and the backup such that consistency is not compromised while minimizing the overhead in exchanging messages between the primary and its backup. Under transient overload conditions, the system can gracefully degrade by allowing the backup to increase its distance from the primary.

A replication scheme based on window consistency allows computations that may otherwise be disallowed by existing active or passive protocols that ensure atomic updates to a collection of replicas. Enforcing a weaker correctness criterion has been studied extensively for different purposes and application areas. In particular, a number of researchers have observed in the past that the notion of serializability is too strict a correctness criterion for real-time databases. Hence, several alternatives have been proposed that eliminate or relax serializability as a correctness criteria for managing consistency in real-time transactions. Among these are c-serializability [2], similarity [3], temporal and external consistency [4], triggered real-time databases [5]. The above correctness criteria allow more concurrency by supporting a limited amount of inconsistency in how a transaction views the database state. The idea of imprecise computation is an interesting related approach that sacrifices accuracy for timeliness in real-time computations [6]. Exploiting weak consistency to obtain better performance has also been proposed in other non-real-time applications. For instance, in [7], the notion of quasicopy is introduced which allows a weaker type of consistency between the central data and its cached copies at remote sites. The objective is to allow a cached copy to deviate from the central copy in a controlled way so that a scheduler has more flexibility in propagating updates. In the same spirit, the notion of window consistency provides controlled inconsistency among the replicas in a real-time application to support fault-tolerance.

2 Window Consistency

The window-consistent replication service consists of a primary and one or more backups, with the data
on the primary shadowed at each backup. These sites store collections of objects which change over time, in response to client interaction with the primary. The primary handles client requests and ensures that each backup repository maintains a sufficiently recent version of the objects. In the absence of any failures, the primary satisfies all client requests and supplies a data-consistent repository. If the primary crashes, a window-consistent backup performs a fail-over to become the new primary by notifying the clients and other replicas of the new configuration. Service availability hinges on the existence of a window-consistent backup to replace a failed primary.

The service exports two sets of operations to the clients, namely, control operations and data operations, as shown in Figure 2. Control operations, such as object creation and deletion, are handled by the primary, and require complete agreement within the replication service. Client query and modify operations on the data are handled locally at the primary, without triggering interaction with the backups. The primary concurrently handles client requests and schedules selective updates to the backup repositories to guarantee the window consistency requirements of the data objects. The primary object manager (OM) satisfies client data requests, while sending update messages to the backup at the behest of the primary update scheduler (US).

Whenever the primary P modifies an object, P timestamps the new version; these timestamps identify successive versions of the object on the primary. The primary schedules transmissions to the backups to ensure that each backup has a sufficiently recent version of each object. At time t the primary has a copy of object Oi with timestamp r_i^P(t), while a backup B stores a, possibly older, version r_i^B(t). While B may have an older version of Oi than P, the copy on B must be "recent enough." The service must ensure that B always believes in data that was valid on P within the last δ_i time units. The value of δ_i is set during object creation, based on the time-consistency requirements of the application; P rejects the registration request if it cannot satisfy the object’s window consistency requirements.

B has a window-consistent copy of object Oi at time t if and only if r_i^B(t - δ_i) ≤ r_i^P(t) ≤ r_i^P(t). For example, in Figure 3, P performs several operations on O_i, on behalf of client requests, but selectively transmits update messages to B. At time t the primary has the most recent version of the object, which was timestamped at time t_2; the backup has a version first recorded on the primary at time t_1. Thus, r_i^P(t) = t_2, r_i^B(t) = t_1, and r_i^P(t - δ_i) = t_0. Since t_0 ≤ t_1 ≤ t_2, B has a window-consistent version of O_i at time t. The primary US employs real-time scheduling algorithms to coordinate the selective updates for the various objects.

The primary P needs an accurate measure of the window consistency of the backup objects to determine the operating mode of the backup sites. Although P cannot know the exact value of r_i^B at all times, the primary can estimate the state of the backup. In particular, P does know the time t_i^emit when it last transmitted an update for O_i. The primary sent version r_i^emit = r_i^P(t_i^emit) of the object to the backup, so P knows r_i^B ≤ t_i^emit. However, if P has not received an acknowledgement for this update, P cannot guarantee that B has this copy of O_i yet. If the backups tell P what object versions they have received, then the primary knows the latest version r_i^ack that B has seen acknowledged by P. The primary then knows that r_i^ack ≤ r_i^B. Using r_i^emit and r_i^ack, P can provide both optimistic and pessimistic measures of the window consistency of O_i on B.

A backup also needs some measure of its own window consistency to determine whether it is a suitable substitute for a failed primary. Since a window-
inconsistent backup \(B\) cannot supplant a crashed primary, \(B\) cannot tolerate long periods without hearing from \(P\). The backups must balance the likelihood of false failure detection with the possibility of having no window-consistent backup to replace the crashed primary. Although \(B\) may be unaware of recent client interaction with \(P\) for each object, \(B\) does know \(\tau_i^B\) and the time \(t_i^{\text{emit}}\) when \(P\) transmitted this update. If less than \(\delta_i\) time units have elapsed since \(P\) sent this update, then \(B\) has data that \(P\) believed within the last \(\delta_i\) time units.

3 Application of Real-Time Scheduling

The window-consistent replication model satisfies a high rate of client query and modify operations by relaxing the consistency constraints between the primary and the backups. Under the limitations of finite processing time and network bandwidth, however, the primary must schedule the selective updates to the backup sites. By casting the transmissions of updates as tasks, the primary US can draw upon real-time task scheduling algorithms. While several task models can accommodate window-consistent scheduling, we initially consider the periodic task model \([8, 9]\).

With the periodic model, the primary coordinates transmissions to the backups by scheduling an update task with period \(p_i\) and service time \(e_i\) for each object \(O_i\) \(^1\). The end of a period serves as both the deadline for one invocation of the task and the arrival time for the subsequent invocation. The scheduler always runs the ready task with the highest priority, preempting execution if a higher-priority task arrives. Rate-monotonic scheduling statically assigns higher priority to tasks with shorter periods \([8, 9]\), while earliest-due-date scheduling favors tasks with earlier deadlines \([8]\).

Given a schedulable set of tasks, the primary US ensures that \(O_i\) is sent to the backup once per period \(p_i\), resulting in a maximum time of \(2p_i\) between successive transmissions of \(O_i\). The replication service must consider object consistency requirements and transmission delays in determining \(p_i\) for each object. In the absence of a link failure, we assume a bound \(d\) on the end-to-end latency between the primary and the backups. If a client operation modifies \(O_i\), the primary must send an update for the object within the next \(\delta_i - d\) time units; otherwise, the backups may not receive a sufficiently recent version of \(O_i\) before the time-window \(\delta_i\) elapses. For window consistency this permits a maximum period \(p_i = (\delta_i - d)/2\).

Compressing the periodic schedule: While the periodic model can guarantee sufficient updates for each object, the schedule updates \(O_i\) only once per period \(p_i\), even if computation and network resources permit more frequent transmissions. This restriction arises because the periodic model assumes that a task becomes ready to run only at period boundaries. However, the primary can transmit the current version of an object at any time. The scheduler can capitalize on this task readiness to improve both resource utilization and the window consistency on the backups by compressing the periodic schedule. Consider two objects \(O_1\) and \(O_2\) as depicted in Figure 4. The scheduler must send an update requiring 1 unit of processing time once every 3 time units (unshaded box) and an update requiring 2 units of processing time once every 5 time units (shaded box). For this example, both the rate-monotonic and earliest-due-date algorithms generate the schedule shown in Figure 4(a). While each update is sent as required in the major cycle of length 15, the schedule has 4 units of slack time. The periodic schedule can provide the order of task executions without restricting the time the tasks become active. If no tasks are ready to run, the scheduler can advance to the earliest pending task and activate that task by advancing the logical time to the start of the next period for that object. With the compressed schedule the primary still transmits an update for each \(O_i\) at least once per period \(p_i\) but can send more frequent updates when time allows. As shown in Figure 4(b), compressing the slack time allows the schedule to start over at time 11. In the worst case, the compressed schedule degrades to the standard periodic schedule with the associated guarantees. Integrating a new

---

\(^1\)The size of \(O_i\) determines the time \(e_i\) required for each update transmission. In order to accommodate preemptive scheduling and objects of various sizes, the primary can send an update message as one or more fixed-length packets.
backup: To minimize the time the service operates without a window-consistent backup, the primary $P$ needs an efficient mechanism to integrate a new or invalid backup. $P$ must send the new backup $B$ a copy of each object and then transition to the periodic schedule to sustain $B$. $B$ must receive a copy of $O_i$ in the "period" $p_i$ before the periodic schedule begins; this ensures that $B$ can afford to wait until the next $p_i$ interval to start receiving periodic update messages for $O_i$. $P$ guarantees a smooth transition to the periodic schedule by sending the objects to $B$ in reverse period order, such that the objects with larger periods are sent before those with smaller periods. For object $O_i$, this ensures that only objects with smaller or equivalent periods can follow $O_i$ in the integration schedule; these same objects can precede $O_i$ in the periodic schedule. This guarantees that the integration schedule transmits $O_i$ no more than $p_i$ time units before the start of the periodic schedule, ensuring a consistent transition. The reverse-period integration schedule transmits a single copy of each object, minimizing the time required to establish window consistency on a new backup.

4 Prototype Implementation and Ongoing Work

We are developing a prototype implementation of the window-consistent replication service to demonstrate and evaluate the proposed service model. Each client or repository site is currently a Sun SPARCstation running Solaris 1.1. The sites communicate through UDP datagrams using the Socket++ library from the University of Virginia, with extensions for priority-based access to the active sockets. The prototype implements rate-monotonic scheduling with compression. While Solaris 1.1 provides a stable environment for code development and testing, the platform does not support real-time thread scheduling, bounded communication delays, or synchronized clocks. After initial code development and testing, we will evaluate the service in a real-time distributed system [10].

The prototype provides a general framework for comparing the performance of different scheduling algorithms for coordinating update transmissions to the backups. We are currently investigating the distance-constrained task model [11] which assigns priorities based on separation restrictions. In addition, we are considering adaptive scheduling algorithms that incorporate knowledge of recent client interaction with the primary. These alternative models may permit more optimistic schedulability criteria (with some increased cost in scheduler complexity), allowing the replication service to accept objects with more demanding window consistency requirements.

Window consistency offers a framework for designing replication protocols with predictable timing behavior. By decoupling communication within the service from the handling of client requests, a replication protocol can handle a higher rate of query and modify operations and provide more timely response to clients. Scheduling the selective communication within the service provides bounds on the degree of inconsistency between servers. Although the current prototype implements the primary-backup replication model, we are exploring the application of window consistency to the state-machine approach to server replication. In addition, we are investigating the influence of controlled time-inconsistency on failure detection and recovery in replication protocols.

References


Using Data Similarity to Achieve Synchronization for Free

Tei-Wei Kuo and Aloysius K. Mok
Department of Computer Sciences
University of Texas at Austin
Austin, TX 78712

Abstract

In [4], Graham proposes several conditions which are sufficient to guarantee that a transaction system will run serially without any extra effort having to be taken. Systems satisfying these conditions are said to achieve serializability for free. The conditions considered by Graham are determined by a syntactic check on the transaction programs, and are independent of the semantics of data. In this paper, we use a semantic approach and propose a sufficient condition for achieving data synchronization for free which is based on the concept of data similarity [5]. Real-time transactions satisfying this condition can be scheduled correctly by any process scheduling discipline that is designed for the independent processes model [8], e.g., RMS, EDF, where no locking of data is assumed. The correctness of our approach is justified by exploiting the idea of $\Delta$-serializability.

1 Introduction

There has been substantial interest in the performance of transaction systems which have significant response time requirements. These requirements are usually posed as deadlines on individual transactions. A scheduling algorithm must attempt to meet deadlines as well as preserve database consistency. Due to priority inversion caused by data access, a transaction system with moderate utilization factor is often hard to schedule. In [5], we explored a weaker correctness criterion for concurrency control in real-time transactions, namely, the notion of "similarity", so that the schedulability problem is relaxed by the flexibility in scheduling read/write events introduced by the notion of similarity.

In [6], we proposed a class of real-time, data-access protocols called SSP (Similarity Stack Protocol) which is based on the notion of similarity. Transactions are allowed to run concurrently if their conflicting events are strongly similar. We gave a schedulability bound for SSP and also reported some encouraging simulation results. Although SSP was shown to compare favorably with Priority Ceiling Protocol (PCP) [11] and Stack Resource Policy (SRP) [2] especially on multiprocessor systems\(^1\), a transaction system with a moderate workload is still hard to schedule. In this paper, we further explore the notion of similarity and propose a sufficient condition, so that a real-time transaction satisfying this condition can be scheduled correctly by an independent process scheduling algorithm such as RMS or EDF [8]. This means that the usually high utilization factor that can be achieved by these scheduling algorithms is also attainable for transactions satisfying our condition.

The rest of the paper is organized as follows. Section 2 summarizes the similarity concept and the correctness criterion in [5]. Section 3 describes a sufficient condition with which transactions can be scheduled independently. Section 4 further extends the results presented in section 3. Section 5 is the conclusion.

2 Data Similarity

2.1 Database Model

The state of a real-time system is represented by the values of a collection of data objects. Each data object takes its value from its domain. Events are primitive data operations (atomic read or write) which may occur many times in a computation. Each instance of an event is associated with a time stamp whose value is the (wall-clock) time at which the event instance occurs. A transaction is a partial order of events. An instance of a transaction is scheduled for every request be germane.

\(^{\text{1}}\)Supported in part by a research grant from the Office of Naval Research under ONR contract number N00014-89-J-1472

\(^{\text{1}}\)Notice that PCP and SRP are originally designed for single processor systems. Hence comparing them with SSP may not be germane.
for the transaction. To distinguish between a transaction and an instance of it, we shall use the notation \( \tau_{ij} \) to denote the \( j \)-th instance of transaction \( \tau_i \). The view of a transaction (instance) is a vector of data object values such that the \( j \)-th component is the value read by the \( j \)-th read event of the transaction instance [10].

A schedule over a set of transactions is a partial order of event instances issued by instances of the transaction set. Each event instance in a schedule is issued by one transaction instance. The ordering of event instances in a schedule must be consistent with the event ordering as specified by the transaction set. In a real-time computation, the partial ordering of event instances in a schedule is induced by the time stamps of event instances at different sites. A serial schedule is a sequence of transaction instances (i.e., a schedule in which the transaction instances are totally ordered).

### 2.2 Similarity

The value of a data object that models an entity in the real world cannot in general be updated continuously to perfectly track the dynamics of the real-world entity. The time needed to perform an update alone necessarily introduces a time delay which means that the value of a data object cannot be instantaneously the same as the corresponding real-world entity. Fortunately, it is often unnecessary for data values to be perfectly up-to-date or precise to be useful. In particular, data values of a data object that are slightly different are often interchangeable as read data for transactions. This observation underlies the concept of similarity among data values.

Similarity is a binary relation on the domain of a data object. Every similarity relation is reflexive and symmetric, but not necessarily transitive. Different transactions can have different similarity relations on the same data object domain. Two views of a transaction are similar iff every read event in both views uses similar values with respect to the transaction. We say that two values of a data object are similar if all transactions which may read them consider them as similar. In a schedule, we say that two event instances are similar if they are of the same type and access similar values of the same data object. We say that two database states are similar if the corresponding values of every data object in the two states are similar.

A minimal restriction on the similarity relation that makes it interesting for concurrency control is the requirement that it is preserved by every transaction, i.e., if a transaction \( T \) maps database state \( s \) to state \( t \) and state \( s' \) to \( t' \), then \( t \) and \( t' \) are similar if \( s \) and \( s' \) are similar. We say that a similarity relation is regular if it is preserved by all transactions. We are interested in regular similarity relations only.

### 2.3 Strong Similarity

The definition of regular similarity only requires a similarity relation to be preserved by every transaction, so that the input value of a transaction can be swapped with another in a schedule if the two values are related by a regular similarity relation. Unless a similarity relation is also transitive, in which case it is an equivalence relation, it is in general incorrect to swap events an arbitrary number of times in a schedule.

The notion of strong similarity was introduced in [5] which has the property that swapping similar events in a schedule will always preserve similarity in the output. This notion is motivated by the observation that the state information of many real-time systems is “volatile”, i.e., they are designed in such a way that system state is determined completely by the history of the recent past, e.g., the velocity and acceleration of a vehicle are computed from the last several values of the vehicle's position from the position sensor. Unless events in a schedule may be swapped in such a way that a transaction reads a value that is derived from the composition of a long chain of transactions that extends way into the past, a suitable similarity relation may be chosen such that output similarity is preserved by limiting the “distance” between inputs that may be read by a transaction before and after swapping similar events in a schedule.

For the purpose of this paper, it suffices to note that if two events in a schedule are strongly similar (i.e., they are either both writes or both reads, and the two data values involved are strongly similar), then they can always be swapped in a schedule without violating data consistency requirements.
observation provides us with the needed connection
between similarity and timing constraints governing
data access.

Specifically, we assume that the application semantics allows us to derive a similarity bound for each data object such that two write events on the data object must be strongly similar if their time-stamps differ by
an amount no greater than the similarity bound, i.e.,
all instances of write events on the same object that
occur in any interval shorter than the similarity bound
can be swapped in the (untimed) schedule without
violating consistency requirements. Notice that the ex-
istence of a similarity bound does not imply that the
similarity relation is transitive, since event swapping
is based on (wall-clock) time values and not on the
relative positions of events in a schedule.

3.1 Basic Idea

The basic idea is that transactions should not block
one another as long as meeting timing constraints
guarantees the strong similarity of their conflicting
events. The event conflicts are resolved by appealing
to the similarity bound in the following discussion
which refers to Figure 1.

\begin{center}
\includegraphics[width=0.5\textwidth]{similarity_bound}
\end{center}

Figure 1: similarity of conflicting events

Suppose two events \( e_1 \) and \( e_2 \) conflict with each other. Let \( e_1 \) and \( e_2 \) be the write events \( w_2 \) and \( w_3 \),
respectively. If their write values are similar under
the similarity bound as shown in Figure 1, these two
write events are strongly similar and it does not matter
which write value is read by subsequent read events.
Suppose \( e_1 \) and \( e_2 \) are respectively, the write event \( w_2 \) and the read event \( r \) in Figure 1. For their relative
ordering to be unimportant, there must exist an earlier
write event whose write value is similar to the write
value of \( w_2 \) under the similarity bound. If this is the case, as is shown in Figure 1, then it does not matter
which write value the read event \( r \) reads. The same
argument applies to the case where \( e_1 \) and \( e_2 \) are a
read event and a write event, respectively.

3.2 A Sufficient Condition: Timing Con-
straints vs Data Similarity

Suppose \( sb_i \) is a similarity bound for a data object
\( x_i \). Any two writes on \( x_i \) within an interval shorter
than \( sb_i \) are interchangeable because they are strongly
similar. Let \( p_i^{max}, p_i^{min}, \) and \( p_i^{next} \) be the maximum,
the second largest, and the minimum periods of trans-
actions updating \( x_i \), respectively. If there is only one
transaction updating \( x_i \), then \( p_i^{max} \) is equal to \( p_i^{min} \)
and \( p_i^{next} \). Suppose \( p_i' \) is the maximum period of trans-
actions reading \( x_i \). In the following, we shall derive a
sufficient condition which guarantees the "strong sim-
ilarity" of any concurrently executing transaction in-
stances.

For simplicity of discussion, we assume in this paper
that the deadline of a transaction instance is equal to
the end of its period. Extension of our results to relax
this restriction is straightforward.

Write vs Write Condition: \( (p_i^{max} + p_i^{next}) \leq sb_i \)

By our definition of strong similarity, two con-
flicting write events are interchangeable if they are
strongly similar. In order words, conflicting write
events of any overlapping transaction instances are in-
terchangeable if these write events are strongly similar.
(We say that two transaction instances overlap if their
execution overlap in time.) If no transaction misses
its deadline, the maximum temporal distance between
any two conflicting write events of overlapping trans-
action instances on data object \( x_i \) is \( (p_i^{max} + p_i^{next}) \).
Obviously, if \( (p_i^{max} + p_i^{next}) \leq sb_i \), conflicting write events
of any overlapping transaction instances are strongly
similar and interchangeable.

Notice that the Write vs Write condition for data
object \( x_i \) can be ignored if there is only one transaction
updating \( x_i \). This is because no two instances of the
same transaction will overlap if the transaction never
misses its deadline.  □

Read vs Write Condition: \( (p_i^{max} + 2p_i^{min} + p_i') \leq sb_i \)

Suppose \( \tau \) is a transaction with period \( p_i' \) and reads
data object \( x_i \). To ensure correctness, conflicting write
events which might be read by an instance of \( \tau \) must
be strongly similar (thus interchangeable) so that any
instance of \( \tau \) will not block or be blocked by transac-
tion instances which may update \( x_i \).

If no transaction updating \( x_i \) misses its deadline,
then no read event \( \epsilon_r \) can read from a conflicting
write event which occurs more than \( 2p_i^{min} \) ago. Let
this oldest write event be called \( write^{old} \) of \( \epsilon_r \). For
ease of argument, we assume without loss of general-
ity that the initial database state is determined by a fictitious set of write events so that an oldest write event always exists. On the other hand, a transaction instance which overlaps with the transaction instance issuing \( e_r \) may issue a conflicting write event almost \( p_i^{\text{max}} \) later than the end of the period of the transaction instance issuing \( e_r \). Let this write event be \( \text{write}^y \) of \( e_r \). Obviously, this transaction instance of \( \tau \) (which issues \( e_r \)) should not block or be blocked by any transaction instance because of read-write access conflict on \( x_i \), assuming that the maximum temporal distance of \( \text{write}^{\text{old}} \) and \( \text{write}^y \) of \( e_r \) is no more than the similarity bound \( s_b_i \) of \( x_i \). In other words, read-write access conflict of \( x_i \) can be resolved if \( (p_{i}^{\text{max}} + 2p_{i}^{\text{min}} + p_{i}^r) \leq s_{b_i} \).

When there is only one transaction updating \( x_i \), then \( p_i^{\text{max}} = p_i^{\text{min}} \). (In the last case, further optimization is possible.)

We claim that, if a transaction set satisfies the \textit{Read vs Write} and \textit{Write vs Write} conditions, then these transactions can be scheduled independently as if they do not share data (with the usual assumption that individual read and write events are atomic). Formal justification of this claim is stated in Theorem 2 below.

Suppose two schedules \( \tau \) and \( \tau' \) have the same event set \( E \), \( \Delta \) and \( \Delta' \) are respectively a strong similarity relation and a regular similarity relation for both \( \tau \) and \( \tau' \). We say that \( \tau' \) is a derived schedule of \( \tau \) if for any read event that appears in \( \tau \) and \( \tau' \), the two corresponding write events in \( \tau \) and \( \tau' \) read by the read event are strongly similar in \( \tau \), and the last write events which update the same data object in \( \tau \) and \( \tau' \) are strongly similar in \( \tau \).

**Theorem 1** [5, 7] Suppose two schedules \( \tau \) and \( \tau' \) have the same event set \( E \), and \( \Delta \), \( \Delta' \) are, respectively, a strong similarity relation and a regular similarity relation for both \( \tau \) and \( \tau' \). If \( \tau' \) is a derived schedule of \( \tau \) then \( \tau \) and \( \tau' \) are view-similar under \( \Delta' \), i.e., \( \tau \) and \( \tau' \) transform similar states (under \( \Delta \)) into similar states (under \( \Delta' \)).

Notice that view-similarity is an extension of view equivalence [5, 10]. A schedule is view-\( \Delta \)-serializable if it is view similar to a serial schedule.

**Theorem 2** If a transaction set satisfies both the \textit{Read vs Write} and \textit{Write vs Write} conditions, then any schedule that satisfies all transaction deadlines is view-\( \Delta \)-serializable.

**Proof.** The proof follows directly from Theorem 1 if there exists a serial schedule \( \tau' \) which is a derived schedule of any schedule \( \tau \) that satisfies all transaction deadlines. According to the definition of "derived schedule", \( \tau \) and \( \tau' \) must satisfy the following two requirements: (1) all write events read by the same read event in \( \tau \) and \( \tau' \) must be strongly similar in \( \tau \), and (2) the last write events on every data object in \( \tau \) and \( \tau' \) must be strongly similar in \( \tau \). In the following, we shall prove that there exists a sequence of event swaps from \( \tau \) to some serial schedule \( \tau' \) such that the requirements of a derived schedule are preserved at every step in the sequence.

Since any conflicting write events of overlapping transaction instances in \( \tau \) are strongly similar (according to the \textit{Write vs Write} condition), they can be swapped in any way without violating the second requirement of a derived schedule. Likewise, a conflicting read event and a conflicting write event of two overlapped executing transaction instances in \( \tau \) can be swapped in any way without violating the first requirement of a derived schedule, because they are "strongly similar" according to the \textit{Read vs Write} condition. In particular, instances of all write events on the same data object that occur in any interval shorter than the similarity bound can be swapped in a (untimed) schedule without violating consistency requirements. Thus, swapping such write events will not violate the first requirement of a derived schedule. Therefore, conflicting events of overlapping transaction instances can be swapped in any order. Since non-conflicting events can also be swapped in any order, events of overlapping transaction instances can be swapped in any order. In other words, overlapping transaction instances can be serialized in any order. Also, transaction instances which are not overlapped in \( \tau \) are already serialized. Therefore, \( \tau \) can be serialized by swapping events of overlapping transaction instances in any order. ☐

### 3.3 Extensions

Since different transactions may have different precision requirements for a data object, the \textit{Read vs Write} and \textit{Write vs Write} conditions can be weakened. Suppose \( s_{b_i} \) is the similarity bound of a data object \( x_i \) with respect to a transaction \( \tau' \). The \textit{Write vs Write} condition can be weaken to: \( (p_{i}^{\text{max}} + 2p_{i}^{\text{min}} + p_{i}^r) \leq s_{b_i} \) if the period of \( \tau \) is \( \tau' \). The \textit{Write vs Write} condition can be weakened to: \( (p_{i}^{\text{max}} + p_{i}^r) \leq s_{b_i} \).

Finally, we consider the situation where some transactions satisfy the \textit{Read vs Write} and \textit{Write vs Write} conditions, but others do not. In this case, the transaction system cannot be scheduled "fully" independently. A simple variation of Similarity Stack Protocol (SSP) [6] can be made to take care of this situation,
as follows.

As in SSP, transactions are partitioned into inter-active sets such that no two transactions in different interactive sets may share any data object. If all transactions in an interactive set satisfy the Read vs Write and Write vs Write conditions, the recency bound of the interactive set can be set to \( \infty \) such that transactions in the interactive set can be scheduled independently of one another. Here, the recency bound of an interactive set limits the length of any interval spanned by overlapping transaction instances in the set. If any transaction in an interactive set fails any one of the conditions, the recency bound of the interactive set is calculated as defined in [6]. The correctness of this approach can be justified by an argument similar to the last section.

4 Conclusion and Future Research

In [4], Graham proposes several conditions which are sufficient to guarantee that a transaction system will run serializably without any extra effort having to be taken. Systems satisfying these conditions are said to achieve serializability for free. The conditions considered by Graham are determined by a syntactic check on the transaction programs, and are independent of the semantics of data. In this paper, we take a semantic approach and propose a sufficient condition for achieving data synchronization for free which is based on the concept of data similarity [5]. Real-time transactions satisfying this condition can be scheduled correctly by any process scheduling discipline that is designed for the independent processes model [8] (e.g., RMS, EDF) where no locking of data is assumed. With our approach, the usually high utilization factor that can be achieved by these scheduling disciplines is also attainable for transactions satisfying our condition.

We believe that there are many interesting research issues concerning the concept of similarity. To gain experience, it is important to investigate how to construct similarity relations systematically from application specifications. A toolset which facilitates reasoning about similarity relations for typical real-time applications should be very useful.

References

<table>
<thead>
<tr>
<th>Author</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Agrawal, Gopal</td>
<td>49</td>
</tr>
<tr>
<td>Audsley, N.C.</td>
<td>23</td>
</tr>
<tr>
<td>Baker, T.P.</td>
<td>12</td>
</tr>
<tr>
<td>Bettati, Riccardo</td>
<td>18</td>
</tr>
<tr>
<td>Borriello, Gaetano</td>
<td>70</td>
</tr>
<tr>
<td>Bradley, Steven</td>
<td>44</td>
</tr>
<tr>
<td>Brown, Christopher M.</td>
<td>91</td>
</tr>
<tr>
<td>Burchard, Almut</td>
<td>28</td>
</tr>
<tr>
<td>Burns, A</td>
<td>23</td>
</tr>
<tr>
<td>Chen, Biao</td>
<td>49</td>
</tr>
<tr>
<td>Choi, Jin-Young</td>
<td>63</td>
</tr>
<tr>
<td>Davis, R.I.</td>
<td>23</td>
</tr>
<tr>
<td>Dolter, James</td>
<td>107</td>
</tr>
<tr>
<td>Doyle, Larry</td>
<td>74</td>
</tr>
<tr>
<td>Elzey, Jon</td>
<td>74</td>
</tr>
<tr>
<td>Gopinath, Prabha</td>
<td>54</td>
</tr>
<tr>
<td>Gupta, Rajiv</td>
<td>54</td>
</tr>
<tr>
<td>Henderson, William</td>
<td>44</td>
</tr>
<tr>
<td>Huang, Ye</td>
<td>39</td>
</tr>
<tr>
<td>Hughes, Michael</td>
<td>39</td>
</tr>
<tr>
<td>Jahanian, Farnam</td>
<td>107</td>
</tr>
<tr>
<td>Jeffay, Kevin</td>
<td>86</td>
</tr>
<tr>
<td>Kamat, Sanjay</td>
<td>49</td>
</tr>
<tr>
<td>Kang, Inhye</td>
<td>63</td>
</tr>
<tr>
<td>Kendall, David</td>
<td>44</td>
</tr>
<tr>
<td>Kim, Chong Sang</td>
<td>59</td>
</tr>
<tr>
<td>Kumar, Amit</td>
<td>49</td>
</tr>
<tr>
<td>Kuo, Tei-Wei</td>
<td>112</td>
</tr>
<tr>
<td>Lee, Insup</td>
<td>63</td>
</tr>
<tr>
<td>Liebeherr, Jörg</td>
<td>28</td>
</tr>
<tr>
<td>Lim, Sung-Soo</td>
<td>59</td>
</tr>
<tr>
<td>Liu, Jane W.-S.</td>
<td>18</td>
</tr>
<tr>
<td>Malcom, Nicholas</td>
<td>49</td>
</tr>
<tr>
<td>Mehra, Ashish</td>
<td>107</td>
</tr>
<tr>
<td>Mercer, Cliff</td>
<td>79</td>
</tr>
<tr>
<td>Miles, Daniel M.</td>
<td>70</td>
</tr>
<tr>
<td>Min, Sang Lyul</td>
<td>59</td>
</tr>
<tr>
<td>Mok, Aloysius K.</td>
<td>112</td>
</tr>
<tr>
<td>Mostert, Sias</td>
<td>34</td>
</tr>
<tr>
<td>Mueller, Frank</td>
<td>12</td>
</tr>
<tr>
<td>Oh, Yingfeng</td>
<td>28</td>
</tr>
<tr>
<td>Oikawa, Shuichi</td>
<td>7</td>
</tr>
<tr>
<td>Park, Chang Yun</td>
<td>59</td>
</tr>
<tr>
<td>Rajkumar, Ragunathan</td>
<td>79</td>
</tr>
<tr>
<td>Ramamritham, Krithi</td>
<td>96</td>
</tr>
<tr>
<td>Rexford, Jennifer</td>
<td>107</td>
</tr>
<tr>
<td>Rhee, Byeong-Do</td>
<td>59</td>
</tr>
<tr>
<td>Robson, Adrian</td>
<td>44</td>
</tr>
<tr>
<td>Rustagi, Viresh</td>
<td>12</td>
</tr>
<tr>
<td>Sakamura, Ken</td>
<td>2</td>
</tr>
<tr>
<td>Shin, Heonshik</td>
<td>59</td>
</tr>
<tr>
<td>Shu, Lih Chyun</td>
<td>102</td>
</tr>
<tr>
<td>Son, Sang H.</td>
<td>28</td>
</tr>
<tr>
<td>Stankovic, J.A.</td>
<td>96</td>
</tr>
<tr>
<td>Sun, Jun</td>
<td>18</td>
</tr>
<tr>
<td>Takada, Hiroaki</td>
<td>2</td>
</tr>
<tr>
<td>Tokuda, Hideyuki</td>
<td>7</td>
</tr>
<tr>
<td>Wellings, A.J.</td>
<td>23</td>
</tr>
<tr>
<td>Wisniewski, Robert W.</td>
<td>91</td>
</tr>
<tr>
<td>Young, Michal</td>
<td>102</td>
</tr>
<tr>
<td>Zelenka, Jim</td>
<td>79</td>
</tr>
<tr>
<td>Zhao, Wei</td>
<td>49</td>
</tr>
<tr>
<td>Zlokapa, Goran</td>
<td>96</td>
</tr>
</tbody>
</table>
IEEE Computer Society Press

Press Activities Board
Vice President: Ronald G. Hoelsman, University of Pittsburgh
Mario R. Barbacci, Carnegie Mellon University
Jon T. Butler, Naval Postgraduate School
J.T. Cain, University of Pittsburgh
Bill D. Carroll, University of Texas
Doris L. Cerver, University of Texas at Austin
James J. Farrell III, VLSI Technology Inc.
Lansing Hatfield, Lawrence Livermore National Laboratory
Gene F. Hofigl, IBM Corporation
Barry W. Johnson, University of Virginia
Ronald H. Lawrie, University of Illinois
Michael C. Mulder, University of S.W. Louisiana
Yale N. Patt, University of Michigan
Murali R. Varanesai, University of South Florida
Ben Wah, University of Illinois
Ronald Waxman, University of Virginia

Editorial Board
Editor-in-chief: Jon T. Butler, Naval Postgraduate School
Asst. EIC/Acquisitions: Pradip K. Srimani, Colorado State University
Submission of proposals: For guidelines on preparing books, write the Managing Editor, IEEE Computer Society Press, 1730 Massachusetts Avenue, N.W., Washington, DC 20036-1903, Phone: (202) 371-0101 — Fax: (202) 728-9614

Press Staff
T. Michael Elliott, Executive Director
True Seaborn, Publisher
Catherine Harris, Managing Editor
Mary E. Kavanaugh, Production Editor
Lisa O'Connor, Production Editor
Regina Spencer Sipple, Production Editor
Penny Storms, Production Editor
Edna Straub, Production Editor
Robert Werner, Production Editor
Perri Cline, Electronic Publishing Manager
Frieda Koester, Marketing/Sales Manager
Thomas Fink, Advertising/Promotions Manager

Offices of the IEEE Computer Society
Headquarters Office
1720 Massachusetts Avenue, N.W.
Washington, DC 20036-1903
Phone: (202) 371-0101 — Fax: (202) 728-9614
Publications Office
P.O. Box 3014
10862 Los Vaqueros Circle
Los Alamitos, CA 90720-1264
Membership and General Information: (714) 821-8830
Publication Orders: (800) 272-6657 — Fax: (714) 821-4010
European Office
15, avenue de l'Aquilon
B-1200 Brussels, BELGIUM
Phone: 32-2-770-21-68 — Fax: 32-2-770-85-05
Asian Office
Ookalm Building
3-19-1 Minami-Aoyama, Minato-ku
Tokyo 107, JAPAN
Phone: 81-3-406-3118 — Fax: 81-3-406-3583

IEEE Computer Society

IEEE Computer Society Press Publications

Monographs: A monograph is an authored book consisting of 100-percent original material.

Tutorials: A tutorial is a collection of original materials prepared by the editors and reprints of the best articles published in a subject area. Tutorials must contain at least five percent of original material (although we recommend 15 to 20 percent of original material).

Reprint collections: A reprint collection contains reprints (divided into sections) with a preface, table of contents, and section introductions discussing the reprints and why they were selected. Collections contain less than five percent of original material.

Technology series: Each technology series is a brief reprint collection — approximately 126-136 pages and containing 12 to 13 papers, each paper focusing on a subset of a specific discipline, such as networks, architecture, software, or robotics.

Submission of proposals: For guidelines on preparing CS Press books, write the Managing Editor, IEEE Computer Society Press, PO Box 3014, 10862 Los Vaqueros Circle, Los Alamitos, CA 90720-1264, or telephone (714) 821-8380.

Purpose

The IEEE Computer Society advances the theory and practice of computer science and engineering, promotes the exchange of technical information among 100,000 members worldwide, and provides a wide range of services to members and nonmembers.

Membership

All members receive the acclaimed monthly magazine Computer, discounts, and opportunities to serve (all activities are led by volunteer members). Membership is open to all IEEE members, affiliate society members, and others seriously interested in the computer field.

Publications and Activities

Computer magazine: An authoritative, easy-to-read magazine containing tutorials and in-depth articles on topics across the computer field, plus news, conference reports, book reviews, calendars, calls for papers, interviews, and new products.

Periodicals: The society publishes six magazines and five research transactions. For more details, refer to our membership application or request information as noted above.

Conference proceedings, tutorial texts, and standards documents: The IEEE Computer Society Press publishes more than 100 titles every year.

Standards working groups: Over 100 of these groups produce IEEE standards used throughout the industrial world.

Technical committees: Over 30 TCs publish newsletters, provide interaction with peers in specialty areas, and directly influence standards, conferences, and education.

Conferences/Education: The society holds about 100 conferences each year and sponsors many educational activities, including computing science accreditation.

Chapters: Regular and student chapters worldwide provide the opportunity to interact with colleagues, hear technical experts, and serve the local professional community.