Technical Document 2610
December 1993

iWarp Display Module

J. J. Symanski

Approved for public release; distribution is unlimited.
iWarp Display Module

J. J. Symanski

Technical Document 2610
December 1993

Availability Codes

<table>
<thead>
<tr>
<th>Dist</th>
<th>Avail and/or Special</th>
</tr>
</thead>
<tbody>
<tr>
<td>A-1</td>
<td></td>
</tr>
</tbody>
</table>
ADMINISTRATIVE INFORMATION

The work documented in this report was performed by Jerry Symanski of the Technology Research and Development Branch (Code 761) within the Surveillance Department of the Naval Command, Control and Ocean Surveillance Center, Research, Development, Test, and Evaluation Division.

Released by
G. W. Byram, Head
Technology Research and Development Branch

Under authority of
J. R. Wangler, Head
Space Systems and Technology Division

ACKNOWLEDGMENTS

Sponsorship was provided by the HPC for “Infra-Red Focal-plane-array Sensor Processing” task of the High Performance Computing project, which is, in turn, part of the Computer Technology Block Program from the Office of Naval Research.

The author is indebted to Dr. Keith Bromley, Mr. Robert Wasilausky, and Mrs. Elizabeth Wald for their support. The author also wishes to thank Dr. Jon Webb of Carnegie-Mellon University for modifying the Adapt compiler and assembly code routines.
INTRODUCTION

The increasing speed and precision of weapons has made high-speed processing and the interpretation of data essential to Navy missions. The only viable long-term answer to these increased processing requirements is to combine the processing speed of many processors in parallel systems. NRaD has been involved in this critical area of research since the first systems were developed in 1989. Pioneering work at Carnegie-Mellon University has lead to the Intel iWarp processor, of which NRaD has two 64-node processors. Current work in the High-Performance Computing for Infrared Sensor Processing Program (NRaD project ECB2) utilizes the iWarp processor. With the high-speed processing capability of the iWarp, we need high-speed and high-resolution display capabilities to fully exploit the potential of the iWarp hardware. The goal of this work is to provide a high-resolution real-time image display module and software for the iWarp. Software will be written to program the display to work with the high-level Adapt image processing language. This will enable researchers to program in a high-level language and evaluate sensor data processed on the iWarp in real-time.

This report will describe the highlights of the design of the display module and the software developed in the course of this work. Complete schematics for the display module are presented in Appendix A. Software for testing and running demonstrations are contained in Appendix B.

DISPLAY MODULE DESCRIPTION

The display module is a custom circuit board designed specifically for the iWarp processor. The module attaches to the external memory bus of an iWarp cell. Direct attachment to an iWarp cell will take maximum advantage of the processing power of the iWarp, the high bandwidth of the iWarp cell I/O, and the existing image processing software for the iWarp.

With software written during this development, the board generates video signals to drive a high-resolution display, with images processed within the iWarp.

The module contains 4 megabytes of VRAM which will hold images of user-determined pixel depth and size. Image data are converted to analog video signals by the Inmos G364 color video controller chip. Image sizes can range from 1024-by-1024 24-bits-per-pixel true-color images to 1-bit-per-pixel monochrome images. The user is able to choose pixel depth via software. The Inmos G364 allows many choices from 600-by-400 to 1280-by-1024 pixel image sizes. The trade-off is made depending on the depth of color and monitor used. Table 1 shows the flexibility the 4-Mb VRAM and the Inmos video controller give the user. The frame rate is limited by the rate at which the iWarp can generate and transmit image data to the VRAM.
Table 1. Image characteristics for the iWarp image display module for a 1024-x-1024 pixel display.

<table>
<thead>
<tr>
<th>Image Characteristic</th>
<th>True-Color</th>
<th>Pseudocolor</th>
<th>Monochrome</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pixel depth</td>
<td>24 16/15</td>
<td>8 4</td>
<td>2 1</td>
</tr>
<tr>
<td>(bits-per-pixel)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Frames stored</td>
<td>1 2</td>
<td>4 8</td>
<td>16 32</td>
</tr>
<tr>
<td>(pixels x depth)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Frame load rate</td>
<td>4/20 8/40</td>
<td>16/80 32/160</td>
<td>64/320 128/640</td>
</tr>
<tr>
<td>(frames per second)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: Image resolution is limited by the bandwidth of the Inmos video generator, which is currently 135 MHz.

Figure 1 shows the completed circuit board. Figure 2 shows the component layout. The maximum size allowable for the circuit board is 4.2 by 8.9 inches. A board this size fits over the front or rear half of a Quad Cell Board (QCB). Due to the physical constraints, the VRAMs are mounted at an angle. Heat dissipation of about 0.5 watt per package requires that the packages be mounted both top and bottom to spread out the heat and maximize the effect of the cooling air, which flows upward in the chassis. The G364 is a programmable color video controller which supports a total of seven different pixel depth-operating modes: four pseudocolor modes and three true-color modes. The pseudocolor modes have pixel depths of 2, 4, 8 bits-per-pixel. True-color modes of 15, 16, and 24 bits-per-pixel use the look-up-table for gamma correction. The Inmos G364 has a 64-bit-wide data bus to input the serial data from VRAMs, so using the 256K by 4 VRAMs requires 16 packages. Furthermore, the G364 supports the interleaving of two banks of VRAMs, for a total of 32 VRAM packages. The iWarp memory interface is also 64-bits wide but has two bits of parity on each 32-bit word. Thus there must be another 4 VRAMs to contain the parity data, which the iWarp cell computes on each 32-bit word written to memory. Control circuitry is implemented in Programmable Logic Devices (PLDs) and a number of standard integrated circuits. The red, green, and blue (RGB) analog outputs of the G364 connect to the high-resolution monitor via three coaxial cables.
Figure 2. Layout of image board components.
BASIC OPERATION

Conceptually, the operation of the module is quite simple, due to the design of the board and the capabilities of the Inmos G364 graphics controller chip. The details of the operation of the logic will not be described here. Those interested in details should contact the author. Once installed, the module is reset with the same reset signal as the iWarp cell. The display is turned on by setting the control registers of the G364. The software to accomplish this is described in the ib.h header file in Appendix B.

Once initialized to a specific format, the module continuously displays the data in the VRAM without further intervention or control from the iWarp. The initialization is done once to start the display. The image is updated by writing into VRAM.

The display board circuitry must select between three sources, which need control of the VRAM: the iWarp, the VRAM refresh circuitry, or the G364 video controller. For a clean display, the G364 controller must be able to load a new row of data into the VRAM serial access registers at a rate dependent on the number of pixels and the pixel depth. For a 1024-by-1024 8-bits-per-pixel display, the G364 must have control of the VRAM for 2 μs every 128 μs. During this time, the iWarp and the refresh circuitry are ignored. If a request comes from the iWarp or the refresh circuitry, the request will be held until the G364 is finished, and then it will be serviced.

The VRAM can be written to in two ways: random addresses and page mode. In random addressing, any 32-bit integer (4 bytes) can be written into any of the 1,048,576 VRAM memory locations. The random write takes 650 ns since row addresses and column addresses must be given to the VRAM. The page mode write is used for the sequential writing of data. This is the usual case for an image which has been formatted into raster lines. This mode writes at about 250 ns for 8 bytes or a peak rate of 32 MB/s.

The control of the operation and the determination of the status of the display are achieved via a 4-bit control register. Control bit 0 latches in the page address for the page mode of operation. Bit 1 enables the event signal from the iWarp, which enables a quick response of the iWarp cell to the G364 requests for VRAM access. Bit 2 resets the G364 graphics chip. The reset of the G364 has special timing requirements. Bit 3 is a test bit.

As part of the development and operation of the display module, several iWarp programs were developed to aid in the use of the display. Three types of software were provided: (1) routines for the initialization of the graphics controller chip, (2) test programs for generating and displaying data on the cell with the display, and (3) Adapt high-level language routines to provide a basis upon which further image processing programs can be built.

Dr. Jon Webb at Carnegie-Mellon University has written a special version of Adapt which makes it very simple to use the display board. He has also supplied assembly code routines which minimize the time to write to the VRAM.

To the image processing application developer, data can be displayed with a simple one-line subroutine call:

```c
ad_collect_image_port(out0, image_id);
```
Built-in Adapt routines gather the data from individual cells and write the data to the cell with the display board.

**DESIGN RATIONALE AND APPROACH**

The display module drives a high-resolution monitor capable of displaying pixel depths from 1-bit (black and white) to 24-bit true-color images, of at least 1024-by-1024 pixels. These capabilities are required to fully utilize the capabilities of the iWarp processor and achieve maximum flexibility and potential for iWarp users. The chip chosen to generate the video is the Inmos G364. This chip has a 64-bit-wide data input bus which matches the memory bus of the iWarp processor. This enables maximum data transfer to the video RAM. Another factor favoring the Inmos G364 is that it can be programmed in software to generate many display formats. The chip is simple to use. There are only the digital data input, digital control registers, and analog video output. This one chip contains circuitry to read the image data from standard VRAM, generate control signals for multiple formats, and perform sophisticated digital-to-analog signal conversion. The G364 also has 50-Ω line drivers which can be connected directly to the monitor.

The display of a 1024-by-1024 24-bit image requires 4 MB of RAM storage. At the time of the design, the 262,144-word by-4-bit VRAM was the state-of-the-art device. Availability in the plastic ZIP package made the packing of 4 MB onto the allowable circuit board possible.

PLDs are used to the largest degree possible. This is both to attain high density of logic and to ensure that even after the printed circuit board had been fabricated, there would be an ability to modify circuit operation to adjust to problems which were not anticipated.

The display module is memory mapped into the iWarp local memory address space. This provides the simplest control circuitry and the simplest functional description. There are two types of memory writing and reading. The user has the ability to read or write into random cells of the display as well as write a raster line of sequential pixels at a faster rate in page mode.

The G364 graphics chip is also memory mapped. The specific registers and values which initialize the controller for selected modes are described in the ib.h header file in Appendix B.

In order to simplify testing and minimize the impact of the initial debugging and generation of test software on iWarp users, the display module was installed in the iWarp only after the correct operation of the board was verified. A test board (figure 3) hosted by an IBM PC, was designed which emulated the hardware interface of the iWarp cell. Test images were written to the display board, using the PC so that there was a minimum of programming when the module was installed in the iWarp. This saved time and effort since the PC has a more direct interaction with the display module. The C language was used to generate the test software, so the test code was easily ported to the iWarp with only minor changes.
DESIGN ENTRY AND SIMULATION

The complexity of a graphics board demands that we use advanced computer-aided engineering (CAE) tools to simulate and verify the operation of the circuit to the greatest extent possible, to insure the highest probability of a correct design on the first board. NRaD has a Dazix/Intergraph CAE system to perform this task. The complexity of the design makes it imperative that the design be simulated before the fabrication of the printed circuit board. The use of PLDs will incorporate a degree of flexibility into the design, even after the board has been fabricated. In any design of this size, there are unforeseen problems which only come to light after the design has progressed to the final stages.

Design entry is a highly complex and iterative process. First the components to be used in the design must be available in the CAE tools. If they are not, they must be generated in software and added to the library of available devices. The generation of models for use in simulation is a highly specialized skill in itself and can be time consuming. This design uses devices available in the Dazix design system library, with the exception of the Inmos G364 and the Toshiba Video RAM.

After components are chosen, they are connected to implement the desired logical functions using the schematic editor. Care must be taken to partition the logic in a way which will not exceed the limitations of the design system, i.e., gate counts and wiring limits. As one proceeds through the design, putting together portions of the design, simulations are run to verify that the desired operation is achieved. Careful attention must be paid to the test signals to be sure that they actually are the signals which the host system will be supplying to the board being designed. This portion of the design can generate problems if the signals described in the available documentation are inaccurate or misinterpreted.

This design was captured in 30 pages of schematics. The schematics are presented in Appendix A. Due to the complexity, the design will not be fully discussed here. Readers interested in the details of the design should contact the author directly. The first schematic shows the top level of the design. This takes three pages and shows the major blocks of the design and the connections to the iWarp cell signals as well as test points which aid in the debugging process. The logic in the PLDs is shown in corresponding schematics.

FABRICATION OF THE DISPLAY BOARD

The completed display board is shown in figure 1. This is an eight-layer printed circuit board. The net list for the board was generated by the Dazix system and converted for use on a Racal VISula system for layout. The process of generating the printed circuit board from a net list and layout schematic is a complex task in itself and was performed by engineers who have expertise in this area. The net list must be converted to the format of the layout system. Then the physical package corresponding to the components used in the logic must be taken from the layout system's library, or created, and placed on the circuit board. Physical constraints caused by the iWarp forced a high density of components. This made it necessary to try several approaches to the physical layout of the components. The final layout of the components is shown in figure 2. Components are placed on both sides of the board. Many test points are used to ease the testing process.
TEST BOARD

The test board is shown in figure 3. This board greatly eased the initial debugging of the display module by allowing a much simpler hardware and software interface for testing. Note the connector on the left side of the board. This is identical to the connector on the iWarp quad cell board onto which the module is to be installed. While the speed at which the data can be transmitted to the display is much lower with the PC than the data rate of the iWarp, the correct operation of the logic can be verified. The software developed during this initial checking of the board was also used to verify the functionality in the iWarp. The parameters necessary to set up the different modes of operation of the Inmos G364 graphics chip were determined using the test board. Only by using it, does one gain a real understanding of how a complex device such as the G364 really works. This type of knowledge is best gained in the simplest environment possible, i.e., without the complicating factors of the UNIX/Sun/iWarp software and hardware to further cloud the issues.

MONITOR REQUIREMENTS

The display module is designed to work with a high-resolution, noninterlaced monitor such as the Sony GDM-1953. The horizontal frequency of the Sony GDM-1953 is 63.34 kHz and the vertical frequency is 59.98 Hz. Resolution is 1280 by 1024. A Hitachi HM-4119 is also usable. The Inmos graphics chip is supplying red, green, and blue signals with vertical and horizontal sync signal on the green signal. The video format is composite video with plain (not tessellated) sync. There is no blanking pedestal. The interlace standard is EIA.

The parameters needed to drive the Sony monitor were derived from the Inmos G364 user manual. The parameters for several formats are documented in the header file in Appendix B.

INSTALLATION

The installation of the board into the iWarp is simple, requiring about 10 minutes. We start with a running system.

First, the iWarp must be powered down to avoid the possible crash of the host system. Change to the /i warp/diag directory and run iwconf. When iwconf comes up enter: dep gcr=0fa. This will put the iWarp into a safe state for powering down.

Power down the iWarp. Open the chassis and remove the board to which you wish to attach the module. The module can be attached to any QCB, but some boards may be easier to work with than others. The board can mount in either the northeast or southwest corner of the QCB. However, if mounted in the southwest corner, the board will extend beyond the edge of the QCB. Thus it is best to mount the board in the northeast corner of the QCB.

The board attaches to the QCB with four Phillips head screws. Be sure to align the connector so that the screws will enter smoothly. Tighten down the screws in an "X" sequence to even out stresses.

Once the module is attached, carefully slide the QCB into the chassis. This must be done with extreme caution since the VRAMs may contact the surface mount resistors on the back of
the adjacent QCB. If there are problems, remove the QCB which the display module might bump, and slide both into the chassis together, so that there is no relative movement between the boards.

The coaxial cables which drive the monitor can be routed out the front of the chassis or through the rear and connected directly to the monitor.

TEST SOFTWARE

Appendix B contains several test programs which demonstrate the operation of the display board. These programs also act as templates as how to set up the G364 and write to VRAM in either the random or page mode. Also the event-handling code and its operation are shown.

Finally, a sample Adapt program is provided as a set of four files. The files begin with the names master.c, frame.c, frame.ad and fastio.h. These four files are required to compile programs for Adapt. As shown in the master.c/add_one_bw program module, display of the results of image processing is accomplished with one call, namely:

\[
\text{ad\_collect\_image\_port(out0, out\_id)}
\]

This one line is all that is necessary. The routine gathers the data from the cells, stores the image on the System Interface Board (SIB) and streams the data from the SIB directly to the display.

CONCLUSIONS

The design fabrication and integration of the high-resolution display module for the iWarp processor has been completed. The real-time display of images processed using the Adapt high-level programming language has been demonstrated.
Appendix A

DISPLAY MODULE SCHEMATICS
OnSheet 3B of the WOrp schematics:

SCMK is the primary clock input on the OCB.

SCMK is inverted through AS884 U771 to another pair of AS884 to generate WCLK which is distributed to the WOrp components.

WCLK is the inverter clock of the WOrp OCB.

The PIXEL.CNTL counts pixels since last row load so that the WOrp can determine how much time it has to perform a page mode write before another transfer must be made.

READY, is the invert of the OCB. Therefore, hi here is READY* into the WOrp, which causes a stall in the WOrp.
RFSH.CLK is MCLK2 divided by 512.
For a 48 MHz MCLK2, this results in a pulse every 16.6 microseconds.
Since there are 512 rows in the VRAM, this results in complete cycle in 6 nanoseconds.

The RFSH request will stay high during a page mode operation and be completed when page mode is finished.

This RLD works even though there is no connection to pin 14.
The reason is that the signal couples through noise to pin 14, it pin 14 is grounded, the output at pin 21 steps. Connecting pin 13 to pin 14 works just as it should.

In the first version SH.A was fed to a flip flop to divide SH.A by two to generate PLL.CLK. This was an error. SH.A should not be divided.
This version requires a wire jumper from pin 13 to pin 14 on the PCB.

IN DEBUGGING ON THE WARP IT WAS FOUND THAT A DIVISION BY TWO IS NEEDED.
This works well. The RFSH request stays on during a page mode operation and the refresh is done when page mode is done.
The VRAM refresh uses the CAS before RAS method. No addresses are required.

READ is used to ensure disabling LTA, which is really OE, quickly after the write so as to avoid driving the data bus any longer than necessary.
The VRAM refresh uses the CAS before RAS method. No addresses are required.

ADDRO low - Bank A

ADDRO high - Bank B

READ is used to ensure disabling LTA**, which is really DE**, quickly after the WARP reads the data so as to avoid driving the data bus any longer than necessary.
According to the Preliminary specifications, when EVENT goes LOW at the LPP chip, an interrupt is generated. NOTE that the EVENT signal is double inverted on the DCS board. So a low here means the LPP chip sees a high.

Thus, to NOT generate an interrupt, select ONS as output to IB.EVENT.

The Serial Access Memory Transfer(SAMT) signal is a better signal to generate an event. Frame inactive occurs only once each frame and lasts for 588 microseconds. SAMT occurs every line and data can be sent to the VRAM in page mode for all but 2 microseconds of the 16 microseconds line time. This allows 87K access to the VRAM.

C_RST high resets the C644. Resetting or disabling the C644 upon system reset is a good idea, but since the LPP performs a system reset when finishing a program, it is better to not disable the C644 and let it run. Thus C_RST(16) will be left at system reset and must be programmed high to reset the C644.

These signals are generated here due to limitations of the PLD devices.
The new decode is:
B - Page mode write
8 - Central write
A - Page mode read
C - Control read
IB.2 high is the READ function
IB.2 low is the WRITE function.

For page mode writes, the CAS line must be pulsed to write in the NWP data before the NWP writes the next word.

For the READ cycles, the CAS must be held low for the entire cycle to ensure that the NWP will have valid data to read. So CAS is not pulsed with PM, A but is just the NWP RO* signal.

There may be a problem with the RD high line. According to the NWP specification the RD* is active for the entire cycle, leaving a maximum of 4 nanoseconds inactive time.

IB.2 high is 1811b
IB.2 low is 1810b

In version 1 there was a FF which required a clear pulse. This is no longer needed.
Invert the address lines of the Warp LM bus.
Invert the address lines of the WARP LM bus.

WARP high is WARP address
SAMT high is G364 address

WARP
RAS
ADD, 13
WARP
ADD, 4
SAMT
RAS
ADD, 15
SAMT
CAS
GAD, 6

WARP
RAS
ADD, 13
WARP
ADD, 4
SAMT
RAS
ADD, 15
SAMT
CAS
GAD, 6

RCB
RC, 3
17

RC1
RC, 4
16

RC2
RC, 5
15

WARP
RAS
ADD, 15
WARP
ADD, 6
SAMT
RAS
ADD, 17
SAMT
CAS
GAD, 8

GAD, 6

GAD, 7

GAD, 8

GAD, 15

GAD, 16

GAD, 17
**G364 - Color Video Generator**

IC37

- **Pin 1** is at lower left corner as seen from top of board.
- The G364 is mounted top down, toward the OCB, in pin sockets.
- **NOTE:** CCAP 65 is 1.0 microinch with 0.2" lead spacing.
In setting up the C546, we must tell it the length of the VRAM register and the bus width. These are necessary to obtain correct timing for screen refresh.

During a SAMT, the C546 puts 72 bits of address on the CAD bus. This is a 64-bit WORD address. Thus the three lower bits are ignored.

The COLUMN addresses are CAD 3 - 11.
The ROW addresses are CAD 12 - 20.
1 - ib.h - HEADER FILE FOR DISPLAY MODULE PROGRAMS

/* FILE: /home/white/symanski/iwarp/documents/report/ib.h   September 1993
 * Header file for Image Board programs
 * Author: Jerry Symanski
 * The GAD must have bits 8 and 9 set to address CTLA = 0x060.
 *                  15 14 13 12 | 11 10 9 8 | 7 6 5 4 | 3 2 1 0 |
 * GAD   | 0 0 0 0 0 | 0 0 1 1 | 0 0 0 0 | 0 x x x | GAD ignores x bits
 * PTR   | 0 0 0 0 0 | 0 0 1 1 | 0 0 0 0 | 0 0 0 0 | 0x0300 = Byte address
 */

/* VRAM pixels: 24bpp=1048576 - 16bpp=524288 - 8bpp=262144 */
#include <stdio.h>
#include <iwsys/getcfg.h>
#include <regnums.h>

#include <asm/gen asm.h> /* Harish Nag */
#include <ksupp/blink.h> /* To control the QCB LEDs */
#include <ksupp/cs.h>

static int *PMWR = (int *)0x2000000; /* Function 8h=1000b - PM_RW_AB_FAST_WRITE */
static int *FCSW = (int *)0x2400000; /* Function 9h=1001b - FAST_CS_WRITE */
static int *PMRD = (int *)0x2800000; /* Function Ah=1010b - PM_RW_AB_FAST_READ */
static int *FCSR = (int *)0x2c00000; /* Function Bh=1011b - FAST_READ: Not used */
static int *VRAM = (int *)0x3000000; /* Function Ch=1011b - VRAM base address */
static int *G364 = (int *)0x3400000; /* Function Dh=1011b - G364 base address */
static int *CSRG = (int *)0x3800000; /* Function Eh=1011b - Slow Control read */
static int *RESET = (int *)0x3c00000; /* Function Fh=1011b - Software RESET */

#include <ksupp/event.h>

static int *HALF_SYNC = (int *)0x3400108; /* GAD 0x021 - SET TO: 15 */
static int *BACK_PCH = (int *)0x3400110; /* GAD 0x022 - SET TO: 50 */
static int *DISPLAY = (int *)0x3400118; /* GAD 0x023 - SET TO: 256 */
static int *BROAD_PLS = (int *)0x3400120; /* GAD 0x024 - SET TO: 87 */
static int *V_SYNC = (int *)0x3400128; /* GAD 0x025 - SET TO: 2 */
static int *V_PRE_EQ = (int *)0x3400130; /* GAD 0x026 - SET TO: 56 */
static int *V_POST_EQ = (int *)0x3400138; /* GAD 0x027 - SET TO: 2 */
static int *V_BLANK = (int *)0x3400140; /* GAD 0x028 - SET TO: 2 */
static int *V_DISPLAY = (int *)0x3400148; /* GAD 0x029 - SET TO: 56 */
static int *LINE_TIME = (int *)0x3400150; /* GAD 0x02A - SET TO: 2048 */
static int *LINE_TIME = (int *)0x3400158; /* GAD 0x02B - SET TO: 352 */
static int *LINE_STR = (int *)0x3400160; /* GAD 0x02C - SET TO: 0 */
static int *MEM_INIT = (int *)0x3400168; /* GAD 0x02D - SET TO: 2000 */
static int *TRAN_PLAY = (int *)0x3400170; /* GAD 0x02E - SET TO: 48 */
static int *MASK_REG = (int *)0x3400200; /* GAD 0x040 - SET TO: ff ffff */
static int *MREG = (int *)0x3400200; /* GAD 0x040 - SET TO: ff ffff */
static int *CTLA = (int *)0x3400300; /* GAD 0x060 - SET TO: 3C 3011 */
static int *CTLB = (int *)0x3400380; /* GAD 0x070 - SET TO: FFFF FFFF */
static int *CURSOR_POSITION = (int *)0x3400638; /* GAD 0x07 - Variable: +/- 4K */
static int *CURSOR_PALETTE = (int *)0x3400508; /* GAD 0x0A1 to A3: 3 x 24-bpp lut */
static int *CLUT = (int *)0x3400800; /* GAD 0x100 to 0xff: Color LUT */
static int *CURSOR_STORE = (int *)0x3401000; /* GAD 0x200 to 3ff - 512 x 16 bits */

COPY NEXT THREE LINES TO ALL PROGRAMS TO INITIALIZE IM_SIZE AND LOAD A NOP PARITY HANDLER
*/

ENABLE_IMAGE_BOARD(); Initialize IM_SIZE - Load NOP parity handler - No event report
DISABLE_PARITY();

B-3
DISABLE_EVENT_RPT();

/* FUNCTION: DISABLE_EVENT_RPT - Turn off bit 31 in event report enable register */
void DISABLE_EVENT_RPT()
{
    register int eventr;     /* XXX */
    /* turn off bit 31 in event report enable register */
    eventr = asmreadcsreg(CSREVENTR);         /* XXX */
    asmwritecareg(CSREVENTR, (eventr & 0x7FFFFFFF));     /* XXX */
} /* END OF DISABLE_EVENT_RPT */

/* FUNCTION: ENABLE_IMAGE_BOARD - Write IM_SIZE register to enable Image board */
void ENABLE_IMAGE_BOARD()
{
    /* The RTS must be lied to in the config file so that it does not write * into the Image board VRAM locations or the Image board control register. * The config file specifies only normal fast RAM up to 0x07ffff. This routine * sets the IM_SIZE register enabling the cell with the image board to use * the high memory locations without causing IM memory access errors. */

    /* The least significant byte sets how much memory is available in eight * steps: bit 0 = 128K words, bit 1 = 256K words, ... bit 7 = 16 Megawords. * All bits are set because we want to use the whole memory space. The image * board uses the top half of the memory space. */
    asmwritecsreg(CSR_IMSIZE, 0x000000ff);    /* set IM_SIZE to enable image board */
} /* end of ENABLE_IMAGE_BOARD */

/* FUNCTION: DISABLE_PARITY - This function disables the Im parity event. * It should ONLY be called by the cell with the frame buffer. * It disables parity by loading a no-op parity event handler. */
void DISABLE_PARITY()
{
    static unsigned handler[] = {0x0e40005e, /* ldlihz 0x8000, ev0 */
                                 0x00a01d8d, /* movecsr ev0, eventc */
                                 0x11ce0000}; /* retmfe */

    unsigned int **xbase;
    xbase = (unsigned int **)asmreadcsreg(CSR_XBASE);
    xbase[31] = handler;
    xbase[63] = handler;
} /* end of DISABLE_PARITY */

/* FUNCTION: CLEAR_DISPLAY - Write zeros to all VRAM locations. */
void CLEAR_DISPLAY()
{
    int pixel=0, p=0;
    for ( p=0; p<1048576; p++ ) /* 24bpp=1048576 - 16bpp=524288 - 8bpp=262144 */
    {
        FCSW[0] = 0x00; /* enable G364 - clear bit 2 */
        VRAM[ p ] = pixel;
    } /* end of for p */
} /* end of CLEAR_DISPLAY */

/* FUNCTION: LOAD_DISPLAY - Write an 8-bit color to all VRAM locations. */
void LOAD_DISPLAY( color )
int color;
int p=0;

color = ( color & 0x00ff );
color = ( ( color << 8 ) | color );
color = ( ( color << 16 ) | color );
for( p=0; p<1048576; p++ ) /* 24bpp=1048576 - 16bpp=524288 - 8bpp=262144 */
{
    FCSW[0] = 0x00; /* enable G364 - clear bit 2 */
    VRAM[ p ] = color;
} /* end of for p */
} /* end of CLEAR_DISPLAY */

/* FUNCTION: RAMP - Write a one raster line ramp for the 1024 pixel display */
void RAMP()
{
    unsigned int row, col, pixel=0, start;

    for ( row=0; row<4096; row++ )
    {
        start = (row * 256);
        for (col=0; col<256; col++)
        {
            pixel = ( col );
            pixel = ( ( pixel << 8 ) | pixel );
            pixel = ( ( pixel << 16 ) | pixel );
            FCSW[0] = 0x00;
            VRAM[ start + (col) ] = pixel;
        } /* end of col */
    } /* end of row */
} /* end of RAMP */

/* FUNCTION: LOAD_24BPP - Setup the G364 for 24 bit-per-pixel display. */
void LOAD_24BPP()
{
    int n=0, lut=0, val=0, data=0, k=0;
    asm_wrtecsreg(CSRLMSIZE, 0x000000ff );
    /* set LM SIZE register to enable image board */
    RESET[0] = 0; /* software reset the IB */
    for ( n=0; n<50; n++ ) /* wait 50 microseconds */
    { FCSW[0] = 0x04; /* RESET the G364 */
    for ( n=0; n<25; n++ ) /* wait 25 microseconds */
    { FCSW[0] = 0x00; /* ENABLE the G364 */
    for ( n=0; n<25; n++ ) /* wait 25 microseconds */
    { G364[0] = 0x69; /* set PLL - 0x69 = 90 MHz */
    for ( n=0; n<40; n++ ) /* wait 40 microseconds */
    { CTLA[0] = 0x00000000;
    for ( n=0; n<10; n++ ) /* wait 10 microseconds */
    { CTLB[0] = 0x00000000;
    for ( n=0; n<10; n++ ) /* wait 10 microseconds */
    { HALF_SYNC[0] = 15;
    for ( n=0; n<10; n++ ) /* wait 10 microseconds */
    { BACK_PRC[0] = 50;
    for ( n=0; n<10; n++ ) /* wait 10 microseconds */
    { DISPLAY[0] = 256;
    for ( n=0; n<10; n++ ) /* wait 10 microseconds */
    { SHRT_DISP[0] = 87;
    for ( n=0; n<10; n++ ) /* wait 10 microseconds */
    { BROAD_PLS[0] = 164; /* GAD 0x025 - SET TO: 164 */
    for ( n=0; n<10; n++ ) /* wait 10 microseconds */
    { V_SYNC[0] = 6; /* GAD 0x026 - SET TO: 6 */
    for ( n=0; n<10; n++ ) /* wait 10 microseconds */
    { V_PRE_EQ[0] = 2; /* GAD 0x027 - SET TO: 2 */

B-5
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_POST_EQ[0] = 2; /* GAD 0x028 - SET TO: 2 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_BLANK [0] = 56; /* GAD 0x029 - SET TO: 56 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_DISPLAY[0] = 2048; /* GAD 0x02A - SET TO: 2048 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
LINE_TIME[0] = 352; /* GAD 0x02B - SET TO: 352 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
LINE_STRT[0] = 0; /* GAD 0x02C - SET TO: 0 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
MEM_INIT[0] = 480; /* GAD 0x02D - SET TO: 2000 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
TRAN_DELAY[0] = 32; /* GAD 0x02E - SET TO: 48 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
MASK_BEG[0] = 0x00ffffff; /* GAD 0x02F - SET TO: 00ffffff */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
CTLA[0] = 0x000ec3011; /* bc3011=8bpp - ec3011=24bpp */
/* See the Inmos IMS G364 colour video controller manual, page 42, for
* complete information on the use of the control register.
* The "ec 3011" sets up 24 bit per pixel mode, cursor disabled.
*      | | | | | |---- Bit 0 enables the display.
*      | | | | | |---- Plain composite sync - composite video + sync - no blank pedestal.
*      | | | | | |---- Blanking.
*      | | | | | |---- Non-interface increment is 1024. The "3" must be used because
*      |      of an error in the design. The G364 address lines are incorrect
*      |      and the VRAM address increment must be 1024 instead of 512, which
*      |      is the VRAM row size. (See page 24 of the Inmos manual.)
*      | | | | | |---- The "c" selects interleaved mode and enables delayed sampling.
*      | | | | | |---- The "e" selects 24 bits per pixel and disables the cursor.
*      */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
for ( lut=0; lut<512; lut=lut+2 )
    { /* inc by 2 since LUT is lower int only */
        val = (lut>>1); /* divide by 2 since lut is double */
        data = ( (val<<16) | (val<<8) | val );
        CLUT[ lut ] = data; /* load through lut */
        for ( k=0; k<5; k++ ) ;
    } /* end of for lut */
} /* end of LOAD_24BPP */
/** FUNCTION: LOAD_16BPP - Setup the G364 for 16 bit-per-pixel display */
void LOAD_16BPP()
{
    int n=0, lut=0, val=0, data=0, k=0;
    asm慍ritecreg(CSR_LMSIZE, 0x000001ff );
    /* set LM_SIZE register to enable image board */
    RESET[0] = 0; /* software reset the IB */
    for ( n=0; n<50; n++ ) ; /* wait 50 microseconds */
    FCSW[0] = 0x04; /* RESET the G364 */
    for ( n=0; n<25; n++ ) ; /* wait 25 microseconds */
    FCSW[0] = 0x00; /* ENABLE the G364 */
    for ( n=0; n<25; n++ ) ; /* wait 25 microseconds */
    G364[0] = 0x69; /* set PLL - 0x69 = 90 MHz */
    for ( n=0; n<40; n++ ) ; /* wait 40 microseconds */
    CTLA[0] = 0x00000000;
    for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
    CTLB[0] = 0x00000000;
    for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
HALF_Sync[0] = 15;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
BACK_PRC[0] = 50;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
DISPLAY[0] = 256;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
SHRT_DISP[0] = 87;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
BROAD_PLS[0] = 164; /* GAD 0x025 - SET TO: 164 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_SYNC[0] = 6; /* GAD 0x026 - SET TO: 6 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_PRE_EQ[0] = 2; /* GAD 0x027 - SET TO: 2 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_POST_EQ[0] = 2; /* GAD 0x028 - SET TO: 2 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_BLANK[0] = 56; /* GAD 0x029 - SET TO: 56 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_DISPLAY[0] = 2048; /* GAD 0x02A - SET TO: 2048 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
LINE_TIME[0] = 352; /* GAD 0x02B - SET TO: 352 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
LINE_STRT[0] = 0; /* GAD 0x02C - SET TO: 0 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
MEM_INIT[0] = 992; /* GAD 0x02D - SET TO: 992 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
TRAM_DLY[0] = 32; /* GAD 0x02E - SET TO: 32 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
MASK_REG[0] = 0x00000000; /* GAD 0x02F - SET TO: 00000000 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
CTLA[0] = 0x00dc3011; /* bc3011=8bpp - dc3011=16bpp - ec3011=24bpp */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */

/* FUNCTION: LOAD_16BPP - Setup the G364 for 8 bit-per-pixel display. */
void LOAD_16BPP()
{

    int n=0, lut=0, val=0, data=0, k=0;
    asm_writecsreg(CSR_IMSIZE, 0x000001ff);
    /* set LM SIZE register to enable image board */
    RESET[0] = 0; /* software reset the IB */
    for ( n=0; n<50; n++ ) ; /* wait 50 microseconds */
    FCSW[0] = 0x04; /* RESET the G364 */
    for ( n=0; n<25; n++ ) ; /* wait 25 microseconds */
    FCSW[0] = 0x00; /* ENABLE the G364 */
    for ( n=0; n<25; n++ ) ; /* wait 25 microseconds */
    G364[0] = 0x69; /* set PLL - 0x 69 = 90 MHz */
    for ( n=0; n<40; n++ ) ; /* wait 40 microseconds */
    CTLA[0] = 00000000;
    for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
    CTLB[0] = 00000000;
    for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
}

/* inc by 2 since LUT is lower int only */
val = (lut>>1);
/* divide by 2 since lut is double */
data = ( (val<<16) | (val<<8) | val );
CLUT[ lut ] = data; /* load through lut */
for ( k=0; k<5; k++ ) ;
*/ end of for lut */
} /* end of LOAD_16BPP */
/* FUNCTION: LOAD_8BPP - Setup the G364 for 8 bit-per-pixel display. */
void LOAD_8BPP()
{
HALF_SYNC[0] = 15;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
BACK_PRC[0] = 50;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
DISPLAY[0] = 256;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
SHRT_DISP[0] = 87;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
BROAD_PLS[0] = 164; /* GAD 0x025 - SET TO: 164 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_SYNC[0] = 6; /* GAD 0x026 - SET TO: 6 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_PRE_EQ[0] = 2; /* GAD 0x027 - SET TO: 2 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_POST_EQ[0] = 2; /* GAD 0x028 - SET TO: 2 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_BLANK[0] = 56; /* GAD 0x029 - SET TO: 56 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_DISPLAY[0] = 2048; /* GAD 0x02A - SET TO: 2048 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
LINE_TIME[0] = 352; /* GAD 0x02B - SET TO: 352 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
LINE_SYM[0] = 0; /* GAD 0x02C - SET TO: 0 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
MEM_INIT[0] = 2000; /* GAD 0x02D - SET TO: 2000 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
TRAN_DELAY[0] = 48; /* GAD 0x02E - SET TO: 48 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
MASK_REG[0] = 0x00000000; /* GAD 0x02F - SET TO: 00000000 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
CTL[0] = 0x00000000; /* bc3011=8bpp - dc3011=16bpp - ec3011=24bpp */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */

for ( n=0; n<50; n++ ) ; /* wait 50 microseconds */
FCSW[0] = 0x04; /* RESET the G364 */
for ( n=0; n<25; n++ ) ; /* wait 25 microseconds */
FCSW[0] = 0x00; /* ENABLE the G364 */
for ( n=0; n<25; n++ ) ; /* wait 25 microseconds */
G364[0] = 0x69; /* set PLL - Ox69 = 90 MHz */
for ( n=0; n<40; n++ ) ; /* wait 40 microseconds */
CTL[0] = 0x00000000;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
CTLB[0] = 0x00000000;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */

/* inc by 2 since LUT is lower int only */
val = (lut>>1); /* divide by 2 since lut is double */
data = ( (val<<16) | (val<<8) | val );
CLUT[ lut ] = data; /* load through lut */
for ( k=0; k<5; k++ ) ; /* end of for lut */

void LOAD_4BPP()
{
int n=0, lut=0, val=0, data=0, k=0;
asm_writecreg(CSR_IMSIZE, 0x000001ff );
/* set IM_SIZE register to enable image board */
RESET[0] = 0; /* software reset the IB */
for ( n=0; n<50; n++ ) ; /* wait 50 microseconds */
FCSW[0] = 0x04; /* RESET the G364 */
for ( n=0; n<25; n++ ) ; /* wait 25 microseconds */
FCSW[0] = 0x00; /* ENABLE the G364 */
for ( n=0; n<25; n++ ) ; /* wait 25 microseconds */
G364[0] = 0x69; /* set PLL - Ox69 = 90 MHz */
for ( n=0; n<40; n++ ) ; /* wait 40 microseconds */
CTL[0] = 0x00000000;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
CTLB[0] = 0x00000000;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
*/
HALF_SYNC[0] = 15;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
BACK_PRC[0] = 50;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
DISPLAY[0] = 256;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
SHRT_DISP[0] = 87;
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
BROAD_PLS[0] = 164; /* GAD 0x025 - SET TO: 164 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_SYNC[0] = 6; /* GAD 0x026 - SET TO: 6 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_PRE_EQ[0] = 2; /* GAD 0x027 - SET TO: 2 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_POST_EQ[0] = 2; /* GAD 0x028 - SET TO: 2 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_BLANK[0] = 56; /* GAD 0x029 - SET TO: 56 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
V_DISPLAY[0] = 2048; /* GAD 0x02A - SET TO: 2048 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
LINE_TIME[0] = 352; /* GAD 0x02B - SET TO: 352 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
LINE_START[0] = 0; /* GAD 0x02C - SET TO: 0 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
MEM_INIT[0] = 4048; /* GAD 0x02D - SET TO: 4048 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
TRANSDELAY[0] = 48; /* GAD 0x02E - SET TO: 48 */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
MASK_REG[0] = 0x00ffffff; /* GAD 0x02F - SET TO: 00ffffff */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
CTIA[0] = 0x00ac3011; /* ac=4bpp - bc=8bpp - dc=16bpp - ec=24bpp */
for ( n=0; n<10; n++ ) ; /* bit 23=1 to DISABLE the cursor */
for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
for ( lut=0; lut<512; lut=lut+2)
{
    if ( p%32==0 ) pixel = ( pixel ^ 0x00ffffff ); /* horizontal blocks */
    if ( p%32==16 ) pixel = ( pixel ^ 0x00ffffff ); /* vertical blocks */
    VRAM[ p ] = pixel;
} /* end of for p */
} /* end of LOAD_4BPP */
/* FUNCTION: LOAD_CHECKERS - Write a checker board pattern for 24 BPP mode */
void LOAD_CHECKERS( red, green, blue )
{
    int pixel=0, p=0;
    pixel = ( ( red << 16 ) + ( green<<8 ) + blue ); /* build rgb integer */
    for ( p=0; p<1048576; p++ ) /* 24bpp = 1048576 words */
    {
        if ( p%32==0 ) pixel = ( pixel ^ 0x00ffffff ); /* horizontal blocks */
        if ( p%32==16 ) pixel = ( pixel ^ 0x00ffffff ); /* vertical blocks */
        VRAM[ p ] = pixel;
    } /* end of for p */
} /* end of LOAD_CHECKERS */
/* FUNCTION: LOAD_CHECKERS8 - Write a checker board pattern for 8 BPP mode */
void LOAD_CHECKERS8( pixel )
{unsigned int pixel;
int p=0;
pixel = ( pixel & 0x00ff ); /* build integer with four pixels */
pixel = ( ( pixel << 8 ) | pixel ); /* fill lower two bytes - lower half int */
pixel = ( ( pixel << 16 ) | pixel ); /* fill upper two bytes - upper half integer */
for ( p=0; p<262144; p++ ) /* 24bpp=1048576 - 16bpp=524288 - 8bpp=262144 */
{
    if ( p&32==0 ) pixel = ( pixel ^ 0xffffffff ); /* horizontal blocks */
    if ( p&32768==0 ) pixel = ( pixel ^ 0xffffffff ); /* vertical blocks */
    FCSW[0] = 0x00;
    VRAM[p] = pixel;
} /* end of for p */
} /* end of LOAD_CHECKERS8*/

/* FUNCTION: LOAD_LUT8 - Load the G364 Color LUT for 8 bit-per-pixel display */

* This color look-up table goes from black to red, yellow, orange, green, blue,
* violet to white in seven sections. It is strictly a mathematical generation.
* No physiological basis was used.
* Note that red is in the least significant byte of the 24 bit LUT word.
* I.e., blue-green-red.
*/

void LOAD_LUT8()
{
    unsigned int red, grn, blue, lut[256], val=0, data=0, lut_data[512];
    int n=0, k=0;
    for ( n=0; n<=31; n++ ) /* black at 0 to pure red at 32 */
    {
        blue = ( n * 8 ); grn = 0; red = 0;
        lut[n] = ( (blue << 16) | (grn << 8) | (red) );
    } /* end of first 32 */
    for ( n=32; n<=63; n++ ) /* red at 32 to pure yellow at 63 */
    {
        blue = 255; grn = ( (8 * (n-31) ) -1); red = 0;
        lut[n] = ( (blue << 16) | (grn << 8) | (red) );
    } /* end of first 64 */
    for ( n=64; n<=95; n++ ) /* pure yellow at 64 to pure green at 95 */
    {
        blue = ( 255 - (8 * (n-64) ) ); grn = 255; red = 0;
        lut[n] = ( (blue << 16) | (grn << 8) | (red) );
    } /* end of first 96 */
    for ( n=96; n<=159; n++ ) /* turquoise at 159 */
    {
        blue = 0; grn = ( 255 - (4 * (n-96) ) );
        red = ( ((n-95) * 4) -1 );
        lut[n] = ( (blue << 16) | (grn << 8) | (red) );
    } /* end of first 160 */
    for ( n=160; n<=223; n++ ) /* pure blue at 160 - violet at 223 */
    {
        blue = ( ( (n-159) * 4) -1 ); grn = 0; red = 255;
        lut[n] = ( (blue << 16) | (grn << 8) | (red) );
    } /* end of first 224 */
    for ( n=224; n<=255; n++ ) /* violet at 224 - white at 256 */
    {
        blue = 255; grn = ( (n-223) * 8 -1); red = 255;
        lut[n] = ( (blue << 16) | (grn << 8) | (red) );
    } /* end of lut */
    for ( n=0; n<512; n+=2 ) /* LOAD CLUT */
    {
        /* inc by 2 since LUT is lower int only */
    }
}
val = (n>>1);            /* divide by 2 since lut is double */
data = ( (val<<16) | (val<<8) | val );
CLUT[ n ] = lut[(n>>1)];  /* load through lut */
for ( k=0; k<5; k++ ) ;
}/* end of for lut */
}/* end of LOAD_LUT8 */

/* FUNCTION: LOAD_LUT24 - Load the G364 Color LUT for 24 bit-per-pixel display */

   *  
   *  This function loads the LUT with a ramp going from 0 to 255. Thus the
   *  three bytes of the 24 bit color integer will be interpreted just as they
   *  are. This is a one-to-one mapping.
   * */
   
void LOAD_LUT24()
{
unsigned int lut=0, val=0, data=0;
int n=0, k=0;
for ( lut=0; lut<512; lut=lut+2 )
{
   /* inc by 2 since LUT is lower int only */
   val = (lut>>1);            /* divide by 2 since lut is double */
data = ( (val<<16) | (val<<8) | val );
CLUT[ lut ] = data;        /* load through lut */
for ( k=0; k<5; k++ ) ;
}/* end of for lut */
}/* end of LOAD_LUT24 */

/* FUNCTION: LOAD_LUT4 - Load the G364 Color LUT for 8 bit-per-pixel display */
void LOAD_LUT4()
{
unsigned int red, grn, blue, lut[256], val=0, data=0, lut_data[512];
int n=0, k=0;
for ( n=0; n<512; n=n+2 ) /* LOAD CLUT */
{
   /* inc by 2 since LUT is lower int only */
   val = (n>>1);            /* divide by 2 since lut is double */
data = ( (val<<16) | (val<<8) | val );
CLUT[ n ] = lut[(n>>1)];  /* load through lut */
for ( k=0; k<5; k++ ) ;
}/* end of for lut */
CLUT[ 0 ] = 0x00000000;  /* load the first 16 locations for 4 bpp */
CLUT[ 2 ] = 0x00080000;
CLUT[ 4 ] = 0x00ff0000;
CLUT[ 6 ] = 0x00ff0000;
CLUT[ 8 ] = 0x00ffff00;
CLUT[ 10 ] = 0x007fff00;
CLUT[ 12 ] = 0x0000ff00;
CLUT[ 14 ] = 0x00007f00;
CLUT[ 16 ] = 0x0000007f;
CLUT[ 18 ] = 0x000000ff;
CLUT[ 20 ] = 0x00000080;
CLUT[ 22 ] = 0x00000040;
CLUT[ 24 ] = 0x00004000;
CLUT[ 26 ] = 0x00800000;
CLUT[ 28 ] = 0x0000ff00;
CLUT[ 30 ] = 0x0000ffff;
}/* end of LOAD_LUT4 */

/* FUNCTION: disable_lm_parity - Disable the IM parity reporting */
disable_lm_parity()
{
asm_writecsreg(CSR_EVENTR, asm_readcsreg(CSR_EVENTR) & 0x7FFFFFFF);
}

B-11
/* FUNCTION: enable_lmi_parity - Enable the LMi parity reporting */
enable_lmi_parity()
{
    asm_writecsreg(CSR_EVENTR, asm_readcsreg(CSR_EVENTR) | 0x80000000);
}

/* FUNCTION: INIT_IB - Do ENABLE_IMAGE_BOARD and DISABLE_PARITY */
void INIT_IB()
{
    ENABLE_IMAGE_BOARD();
    DISABLE_PARITY();
    LOAD_BBPP();
    LOAD_CHECKERS8(0);
} /* end of INIT_IB */
```
/* File: ~/symanski/iwarp/documents/report/vram.c */
* Test the VRAM of the image display board.
* Author: Jerry Symanski with added XXX code by Harish Nag of Intel
* History: 8 September 1993
*
***************************************************************************/
#include "ib.h"
#define LOOPS 100000
#define IMOD 100

main()
{
int vdata=0, wdata=0, loops=0;
int l=0, k=0, n=0, errn=0, adr=0;
int loc[256], err[256];
register int eventr;

#include "ib.h"
#define LOOPS 100000
#define IMOD 100

main()
{
int vdata=0, wdata=0, loops=0;
int l=0, k=0, n=0, errn=0, adr=0;
int loc[256], err[256];
register int eventr;

struct iwcfg cfg;
getcfg (&cfg);
fprintf(stderr, "vram: Starting in cell %2d ~ %4d loops:\n", cfg.cellid, LOOPS );
fflush(stderr);

ENABLE_IMAGE_BOARD();
DISABLE_PARITY();
LOAD_24BPP();
LOAD_CHECKERS( 128, 32, 64 );
for ( l=0; l<256; l++ ) { loc[l]=0; err[l]=0; } /* clear arrays */
for ( loops=0; loops<LOOPS; loops++ )
{
for ( adr=0; adr<1048576; adr++ )
{
    wdata = ( rand() << ( loops & 0xf ) );
    VRAM[adr] = wdata; /* WRITE = 450 nanosec */
    FCSW[0] = 0x08; /* WRITE to CS to setup addresses */
    vdata = VRAM[adr];
    FCSW[0] = 0x00; /* WRITE to CS to setup addresses */
    if ( ( vdata != wdata ) && ( errn <=255 ) )
    {
        err[errn] = ( wdata );
        loc[errn] = adr;
        errn++;
    }
} /* end of for all adr */
if ( ( loops%IMOD == 0 )
{
    fprintf(stderr, "vram: Did %4d loops. Errors: %d\n", loops, errn );
    fflush(stderr);
}
} /* end of for loops */
fprintf(stderr, "vram is done. Errors: %8d\n", errn );
if ( errn>0 )
    for ( n=0; n<10; n++ )
        printf("Error Number: %8d X: %8x Loc: %8d\n", n, err[n], loc[n]);
exit (0);
} /* end of vram */
```
3 - testg3.c - TEST G364 VIDEO CONTROLLER

/* File: -symanski/iwarp/report/testg3.c September 1993
 * Test program to read the G364 control registers. Note that the G364 must be
disabled to read the registers.
*/
*Author: Jerry Symanski with Disable of Parity by Bill Shubert of intel
* History: 25 Feb 1993
*
******************************************************************************/
#include "ib.h"
main()
{
    struct iwcfg cfg;
    int gdata=0, n=0;

cfg = getcfg ( &cfg );
printf("testg3: Cell %d: \n", cfg.cellid );
ENABLE_IMAGEBOARD();
DISABLEPARITY(0);
LOAD_8BPP(0);
LOAD_LUT8(0);
LOAD_CHECKERS(64);
gdata = CTLA[0];
printf("CONTROL BEFORE: %6x\n", (gdata & 0x00ffffff) ); /* OK */
CTLA[0] = 0x000bc310;
for ( n=0; n<10; n++ ) /* MUST wait 10 microseconds after messing with VTG */
gdata = CTLA[0];
for ( n=0; n<10; n++ ) /* MUST wait 10 microseconds after messing with VTG */
printf("CONTROL AFTER: %6x\n", (gdata & 0x00ffffff) );
gdata = HALF_SYNC[0];
printf("HALF_SYNC: [ 15] %6d\n", (gdata & 0x0000000f) );
gdata = BACK_PORCH[0];
printf("BACK_PORCH: [ 50] %6d\n", (gdata & 0x0000000f) );
gdata = DISPLAY[0];
printf("DISPLAY: [ 256] %6d\n", (gdata & 0x0000000f) );
gdata = SHRT_DISP[0];
printf("SHORT_DISPLAY: [ 87] %6d\n", (gdata & 0x0000000f) );
gdata = BROAD_PLS[0];
printf("BROAD_PULSE: [ 164] %6d\n", (gdata & 0x0000000f) );
gdata = V_SYNC[0];
printf("V_SYNC: [ 6] %6d\n", (gdata & 0x0000000f) );
gdata = V_PRE_EQ[0];
printf("V_PRE_EQ: [ 2] %6d\n", (gdata & 0x0000000f) );
gdata = V_POST_EQ[0];
printf("V_POST_EQ: [ 2] %6d\n", (gdata & 0x0000000f) );
gdata = V_BLANK[0];
printf("V_BLANK: [ 56] %6d\n", (gdata & 0x0000000f) );
gdata = V_DISPLAY[0];
printf("V_DISPLAY: [ 2048] %6d\n", (gdata & 0x0000000f) );
gdata = LINE_TIME[0];
printf("LINE_TIME: [ 352] %6d\n", (gdata & 0x0000000f) );
gdata = LINE_STRT[0];
printf("LINE_START: [ 0] %6d\n", (gdata & 0x0000000f) );
gdata = MEM_INIT[0];
printf("MEM_INIT: [ 2000] %6d\n", (gdata & 0x0000000f) );
gdata = TRAN_DLAY[0];
printf("TRANSFER_DELAY: [ 48] %6d\n", (gdata & 0x0000000f) );
MASK_REG[0] = 0x0000000f;
gdata = MASK_REG[0];
printf("MASK_REG: [ffffff] %06X\n", (gdata & 0x0000000f) );
gdata = CTLA[0];
printf("CONTROL_A: [BC3011] %06X\n", (gdata & 0x0000000f) );
for ( n=0; n<10; n++ ) /* MUST wait 10 microseconds after messing with VTG */
CTLB[0] = 0x00000000;
for ( n=0; n<10; n++ ) /* MUST wait 10 microseconds after messing with VTG */
gdata = CTLB[0];
printf("CONTROL_B: [000000] %06X\n", (gdata & 0x0000000f) );
CURSOR_POSITION[0] = 0x000000;
gdata = CURSOR_POSITION[0];
printf("CURSOR_POSITION: [000000] %06X\n", (gdata & 0x0000000f) );
LOAD_CHECKERS( 100 );
CTLB[0] = 0x0000bc3011;
for ( n=0; n<10; n++ ) /* MUST wait 10 microseconds after messint with VTG */
gdata = CTLA[0];
printf("CONTROL NOW: %6X\n", (gdata & 0x0000000f) );
printf ("testg3 is done. \n");
exit (0);
) /* end of testg3
For the 8 BPP display:
do testg3
Loading iwarp with testg3
SIB 0 on teal has been locked.
testg3 has finished...
SIB 0 on teal has been unlocked.
testg3: Call 821:
CONTROL BEFORE: bc3011
CONTROL AFTER: bc3010
HALF_SYNC: [ 15] 15
BACK_PORCH: [ 50] 50
DISPLAY: [ 256] 256
SHORT_DISPLAY: [ 87] 87
BROAD_PULSE: [ 164] 164
V_SYNC: [ 6] 6
V_PRE_EQ: [ 2] 2
V_POST_EQ: [ 2] 2
V_BLANK: [ 56] 56
V_DISPLAY: [ 2048] 2048
LINE_TIME: [ 352] 352
LINE_START: [ 0] 0
MEM_INIT: [ 2000] 2000
TRANSFER_DELAY: [ 48] 48
MASK_REG: [ffffff] 00000000h
CONTROL_A: [bc3011] bc3010h
CONTROL_B: [000000] 000000h
CURSOR_POSITION: [000000] 000000h
CONTROL_NOW: bc3011h
testg3 is done.
*/
4 - maxf512.c - TEST EVENT AND PAGE MODE OPERATION

/* File: -symanski/iwarp/documents/report/maxf512.c */
* Test writing a buffer into the center 512x512 window of
* the 1024x1024 8 BPP display. This code uses the Serial Access Memory
* Transfer(SAMT) event with John Webb's asm_copy_64 routine.
* This program writes double words into VRAM at 250 nanoseconds per write.
* The efficiency is about 62%. The viewed frames per second is about 60 fps.
* Peak data rate is 32 MBytes per second or 128 512x512 frames/sec.
* Efficiency could be improved with a more clever event handler.
* Note that care must be taken to catch every event request. Too long a
* write period, will cause some requests to be missed, lowering efficiency.
* Note: Can not do I/O from event handler. 26244
* */

#include "ib.h"
#include "asm_copy_64.h"
define LOOPS 400000
#define FRAMES 8192

void vram_write();
struct iwcfg cfg;
unsigned int PAGE=32, LINE=0, FRAME=0, vram_page, now=0, old=0;
double *DPMWR = (double *)0x2000000; /* Page mode VRAM base address */
double dbuf[1024];
static union { double dwd; int wd[2]; } img;

main()
{
unsigned int n=0, j=0, pixel=0, dummy=0, loop=0, mult=0, pix_adr=0;
ENABLE_IMAGE_BOARD();
DISABLE_PARITY();
LOAD_8BPP(); LOAD_LUT8(); /* initialize the graphics chip */
LOAD_CHECKERES8( 20 ); /* load a checker board to verify operation */
LOAD_DISPLAY( 100 );
img.wd[0]=0x00000000; img.wd[1]=0x00000000; /* load a double word with color */
for ( n=0; n<128; n++ ) dbuf[n] = ( img.dwd ); /* load dbuf with the color */
fprintf(stderr, "Starting maxf512: %9d frames.\n", (LOOPS*FRAMES ));
for ( loop=1; loop<LOOPS; loop++)
{
mask_event(CSR_EVENTR, 1<<EVENT_EXTERNAL, 1<<EVENT_EXTERNAL); /* enable the event */
CSRG[0] = 0x02; /* enable event signal */
while ( FRAME<FRAMES )
{
now = FRAME;
if ( now != old )
{
pixel = ( FRAME & 0x00ff );
pixel = ( ( pixel<<24 ) | ( pixel<<16 ) | ( pixel<<8 ) | pixel );
img.wd[0]=pixel; img.wd[1]=pixel;
for ( j=0; j<128; j++ ) dbuf[j] = img.dwd;
old = now;
}
pix_adr = ( (FRAME+((loop-1)*FRAMES)) & 0x003ffff );
}
VRAM[pix_addr] = 0xffffffff; /* draw comet */
}
CSR[0] = 0; /* disable the event signal */
/* Disable the event before terminating the program or printing out. */
mask_event(CSR_EVENTR, 1<<EVENT_EXTERNAL, 0); /* disable the event process. */
fprintf(stderr, "maxf512: %6d frames: loop=%6d \n", (loop*FRAME), loop);
fflush(stderr);
FRAME = 0;
if ( loop%32==0 ) LOAD_DISPLAY( loop&0x00ff );
} /* end of loop */
printf("maxf512 is done. Did %6d frames. \n", (loop*FRAME));
exit(0);
} /* end of main of maxf512 */

/* EVENT_HANDLER: vram_write - Respond to Graphics controller signal */

This event handler will write pixels to the Image board VRAM as fast as possible. The event will be activated with a period depending on the pixel depth. When using 8 bits-per-pixel (bpp), the event will be triggered every 128 microseconds by the rise of a 2 microsecond wide signal. When the 2 microseconds is finished, the graphics controller will be done with the VRAM address bus and the iWarp can take control of the VRAM for the next 125 microseconds, writing at the maximum 100 nanosecond per 64 bit word rate if possible. For 16 bits-per-pixel, signal occurs every 64 microseconds.

This routine will use the page-mode of writing into the VRAM. I.e., the VRAM RAS signal will go high only once, at which time it latches the row address into the VRAM. Then, writes can be performed for approximately the next 120 microseconds, in the 8 bpp mode. If the 100 nanosecond period cannot be achieved, this routine will have to stop writing after 120 microseconds and relinquish control to the graphics controller so that new image data can be loaded into the VRAM serial register. Unless the graphics controller can get control every 128 microseconds, the display will be noisy and corrupted.

The pixels can be transfered from an input buffer dbuf, to the VRAM. The maximum number of writes is 1024 64 bit words. The Image board has two banks of VRAM, each having 512 locations per row. Fewer writes are acceptable if the number of writes is saved to that the location for the next data to be written is available.

*/
void vram_write(ev_num, pct_num, dummy, eventr)
int ev_num, pct_num, dummy, *eventr;
{
unsigned int col=0, start=0, blk=0;
vrampage = ( ( PAGE )<<11 ) ); /* generate page address i.e., VRAM row */

CSRG[vrampage] = 0x01; /* load page into VRAM with RAS - clear the event bit */
start = ( LINE * 128 ); /* compute current raster line to load */
/*
Because of the write cycle length and the available time between G364 SAMT requests, when doing 1Kx1K screens, 128 words = 1024 bytes is written in each LINE. A PAGE in the VRAM contains 2x512=1024 double integers = 8096 bytes. So to write a total of 8096 bytes, there were 8 block writes of 128*8=1024 bytes. But these block writes could only be done three at a time to fit inside the 120 microseconds between SAMT requests. The code for a 1024x1024 display does a 3 x 128 double word write, another 3 x 128 double word write and then a 2 x 128 double word write. This results in

B-17
about 20 frames per second for the 1024x1024 8-bit per pixel display.
For the 512x512 display, we can fit four 64 double word writes during each page mode write.
This results in writing for approximately 78 microseconds out of the 125 microseconds
available for a 62% efficiency. This is about 60 512x512 frames per second.
With more assembly code, efficiency could probably be brought up to 90%, or over 100
512x512 frames per second.
*/
for ( blk=0; blk<4; blk++ )
{
    copy_words(64, &dbuf[0], &DPWMWR((blk*128) + start + 32 ), sizeof(double), sizeof(double));
    LINE = LINE + 1;
    if ( LINE == 8 ) { LINE = 0; PAGE = PAGE + 1; goto DONE; } /* no 9th LINE */
}
DONE:
FCSW[0] = 0x02;        /* clr PM bit - enable event */
if ( PAGE>32 ) { PAGE=32; FRAME++; } /* check for frame done */
asm_writecvecreg(CSREVENTC, 1<EVENT_EXTERNAL); /* Disable the event */
} /* end of vram_write */
5 - master.c, frame.c, frame.ad, fastio.h – TEST ADAPT USE OF THE DISPLAY MODULE

/* FILE: ~symanski/iwarp/documents/report/master.c.add_one_bw

* Uses stdin0064 for 512x512 image.
* master.c from Jon Webb with additions by Symanski to drive the Sony monitor.
* This program writes frames at about 18 FPS to a 512x512 window centered
* in the the 1kx1k screen. It uses the ib_receive_words which does a single
* word write to FCSW to guarantee an addressing transition. Writes take
* about 650 nanoseconds each.
*/

#include <stdio.h>
#include <netcode.h>
#define HEIGHT 512
#define WIDTH 512
#define MAXSIZE 4096
#define IMG_SIZE 262144
#define FRAMES 1000000
#define PCS_ERROR

main()
{
    int imgid, res_id, frame;
    char img_bufr[IMG_SIZE];
    FILE *input_image;
    fprintf(stderr, "master.c.add one_bw: \nStarting initialization\n"); flush(stderr);
    Initialize_Adapt();
    fprintf(stderr, "Finished initialization\n"); flush(stderr);
    read_input(0, img_bufr, IMG_SIZE );
    fprintf(stderr, "Read image\n");
    imgid = ad_allocate_image(HEIGHT, WIDTH, sizeof(unsigned char));
    res_id = ad_allocate_image(HEIGHT, WIDTH, sizeof(unsigned char));
    fprintf(stderr, "Allocated image\n");
    ad_distribute_image( img_bufr, HEIGHT, WIDTH, sizeof(char), res_id );
    for (frame = 0; frame < FRAMES; ++frame)
    {
        addclb( res_id, 1, res_id, HEIGHT, WIDTH );
        ad_collect_image_port(outO, res_id);
    }
    fprintf(stderr,"master.c.add_one_bw is done...%3d\n", frame); flush(stderr);
    Terminate_Adapt();
    exit(0);}

/* FUNCTION: read_input -- Read from stdin to the SIB = cell 64 */
read_input(fd, buffer, nbytes)
{
    int fd;
    char *buffer;
    int nbytes;

    int nread;
    while((nread = read(fd, buffer, nbytes)) < nbytes) {
        if (nread == 0) {
            fprintf(stderr, "Premature EOF on read!!\n");
            return(-1);
        }
    }
buffer += nread;
nbytes -= nread;
}
return(0);
}

/* FUNCTION: write_output -- Write to stdout to the SIB = cell 64 */
write_output(fd, buffer, nbytes)
int fd;
char *buffer;
int nbytes;
{
while (nbytes>NAXSIZE)
{
    if (write(fd, buffer, MAXSIZE) != MAXSIZE)
    {
        fprintf(stderr, "Couldn't complete write!\n");
        return(-1);
    }
    nbytes -= MAXSIZE;
    buffer += MAXSIZE;
}
if (write(fd, buffer, nbytes) != nbytes)
{
    fprintf(stderr, "Couldn't complete write!\n");
    return(-1);
}
return(0);
}
Uses stdin0064 for 512x512 image.

frame.c from Jon Webb with additions by Symanski to drive the Sony monitor.

This program writes frames at about 18 FPS to a 512x512 window centered in the 1kx1k screen. It uses the ib_receive_words which does a single word write to FCSW to guarantee an addressing transition. Writes take about 650 nanoseconds each.

#define HEIGHT 512
#define WIDTH 512
#define FRAMES 1000000
#define PCS_ERROR ( fprintf(stderr, "PCS Error in file %s line %d\n", __FILE__, __LINE__); pcs_fatal(NULL); )

main()
{
   int check, line, offset;
   char *image = (char *) malloc(HEIGHT * WIDTH * sizeof(unsigned char));
   int in_port, frame=0, adr=0;
   ENABLE_IMAGE_BOARD(); /* initialize image board */
   DISABLE_PARITY(); /* load null parity handler */
   LOAD_8BPP(); /* setup graphics chip - grey LUT */
   COLOR_DISPLAY8(200);
   /*RAMP();
   /*LOAD_LUT8();
   /*LOAD_CHECKERS8( 255 );
   offset = (256 * 256) + 63;
   pcs_init(ports, NUM_PORTS(ports), NULL, 0);
   bind_systolic_gate(in0, GATE0);
   in_port = esplcbindreceiveport(in0);
   fprintf(stderr, "frame.c.add_one_bw: \nStarting frames\n"); fflush(stderr);
   for (frame=0; frame<FRAMES; frame++)
   {
      if (!receive_open_msg(in0, GATE0)) PCS_ERROR;
      for ( line=0; line<512; line++ )
      {
         adr = (line * 256);
         ib_receive_words(128, &VRAM[adr + offset], FCSW); /* single write only */
      }
      FCSW[0] = 0x08; /* Turn LED on - Used to check hang point */
      if (!receive_close_msg(in0, GATE0)) PCS_ERROR;
      if (frame%1000 == 0) fprintf(stderr, "Frame: %6d\n", frame); fflush(stderr);
      fprintf(stderr, "frame.c.add_one_bw is done... %d\n", frame); fflush(stderr);
      exit(0);
   }
}
procedure addclb(image1 : in image byte,
        constant : in integer,
        image2 : out image byte)

    is
next begin
    image2 := image1 + constant;
end next;
end addclb;

procedure setvalues(  im : out image byte,
        val : in integer )

    is
next begin
    im := val;
end next;
end setvalues;

procedure add_one(img_in : in image byte,
        img_out : out image byte )

IS
FIRST BEGIN -- no initialization
    ;
END FIRST;
NEXT BEGIN -- add one to each pixel
    img_out := img_in + 64; -- add 1 to pixel
END NEXT;
COMBINE BEGIN -- combine image
    img_out := img_out + _img_out;
END COMBINE;

end scroll-left;

end scroll-down;

procedure loadimg(imag : in image byte,
        B-22
constant : in integer,
image2 : out image byte)

is
next begin
    image2 := image1 + constant;
end next;
end load_img;
/* FILE: -symanski/iwarp/documents/report/fastio.h.add_one_bw

* Various assembly code functions for adapt.
*
*/
#define BEGINCA
#define ENDCA

/* This works but is a single word write -
   Note st.f cnt, (b) line to write to CS reg */
asm void lb_receive_words(n,a,b) {
    % tmpreg n,a,b,cnt; use ga0; lab less4,again,finish;
    clr cnt
    cmp cnt,n
    brif ilu. zero,finish
    .beginloop .LOOP
    .c005 12
    loop n
    .c186_loop_okay
    st.f cnt, (b)
    el st.f ga0,(a,4)+=
    .endloop .LOOP
    finish:
    nop
}
asm void copy_words(n,r,w) {
    % tmpreg n,r,w,cnt; use ga0,lm0,lm1,lm2,lm3,lm4; lab extra,finish;
    clr cnt
    cmp cnt,n
    brif ilu. zero,finish
    sub l,n
    ld (r,4)+=lmw
    ld (r,4)+=lmrl
    .beginloop .LOOP
    .c005 16
    loop n
    .c186_loop_okay
    el BEGINCA fmova lmrl,lmw; ld (r,4)+=,lmw; st lmw,(w,4)+= ENDCA
    .endloop .LOOP1
    st lmw,(w,4)+=
    st lmrl,(w,4)+=
    finish:
    nop
}
asm void copy_for_transpose(m,n,r,incr1,incr2,w,incw1,incw2) {
    % tmpreg m,n,r,d; register n,incr1,incr2,incw1,incw2; use lm0,lm1,lm2,lm3,lm4; lab loop1, finish;
    loop1:
    .beginloop .LOOP
    loop n
    ld.b (r,incr2)+=,d
    el st.b d,(w,incw2)+=
    .endloop .LOOP
    add incr1,r
    add incw1,w
    flags sub l,m
    brif ilu.zero,loop1
}
asm void copy_words_for_transpose(m,n,r,incr1,incr2,w,incw1,incw2) {
    % tmpreg m,n,r,d; register n,incr1,incr2,incw1,incw2; use lm0,lm1,lm2,lm3,lm4; lab loop1,
finish;
loop1:
    .beginloop .LOOP
    loop n
        ld (r, incr2)++, d
    el)
        st d, (w, incw2)++
    .endloop .LOOP
    add incrl, r
    add incw1, w
    flags sub l, m
    brifn ilu. zero, loop1
asm void pass_words(n) {
    % tmpreg n, cnt; use ga0; lab less4, again, finish;
    clr cnt
    cmp cnt, n
    brif ilu. zero, finish
    .beginloop .LOOP
    .c005 8
    loop n
    .c186_loop_okay
    el movereg ga0, ga0
    .endloop .LOOP
    finish:
        nop
}
asm void receive_words(n, a) {
    % tmpreg n, a, cnt; use ga0; lab less4, again, finish;
    clr cnt
    cmp cnt, n
    brif ilu. zero, finish
    .beginloop .LOOP
    .c005 8
    loop n
    .c186_loop_okay
    el st.f ga0, (a, 4)++
    .endloop .LOOP
    finish:
        nop
}
asm void send_words(n, a) {
    % tmpreg n, a, cnt; use ga0; lab less4, again, finish;
    clr cnt
    cmp cnt, n
    brif ilu. zero, finish
    .beginloop .LOOP
    .c005 8
    loop n
    .c186_loop_okay
    el ld.f (a, 4)++=, ga0
    .endloop .LOOP
    finish:
        nop
}
asm void receive_pass_words(n, a) {
    % tmpreg n, a, cnt; use ga0; lab finish;
    clr cnt
    cmp cnt, n
    brif ilu. zero, finish
asm void receive_pass2_words(n,a) {
    % tmpreg n,a,cnt; use ga0,ga2; lab less4,again,finish;
    clr cnt
    cmp cnt, n
    brif ilu.zero, finish
    beginloop .LOOP
    .c005 16
    loop n
    .c186_loop_okay
    el BEGINCA fmovm ga0,ga0; st.f ga0, (a,4)+= ENDCA
    .endloop .LOOP

    finish:
    nop
}

This report describes the design, fabrication, and testing of the iWARP display module. The display module is a custom circuit board designed specifically for the Intel iWarp processor. Software written during this development enables the board to generate video signals to drive a high-resolution color display, with images processed within the iWarp processor array.

The module contains 4 megabytes of VRAM which will hold images of user-determined pixel depth and size. Image data are converted to analog video signals by the Inmos G364 color video controller chip. Image sizes can range from 1024 by 1024 24-bits-per-pixel true-color images to 1-bit-per-pixel monochrome images.

As part of this development, several iWarp programs have been developed to aid in the use of the display. To the image processing application developer, data can be displayed with a simple one-line subroutine call.
<table>
<thead>
<tr>
<th>NAME OF RESPONSIBLE INDIVIDUAL</th>
<th>TELEPHONE</th>
<th>OFFICE SYMBOL</th>
</tr>
</thead>
<tbody>
<tr>
<td>J. J. Symanski</td>
<td>(619) 553-2530</td>
<td>Code 781</td>
</tr>
</tbody>
</table>
### INITIAL DISTRIBUTION

<table>
<thead>
<tr>
<th>Code</th>
<th>Name</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>0012</td>
<td>Patent Counsel</td>
<td>(1)</td>
</tr>
<tr>
<td>0274B</td>
<td>Library</td>
<td>(2)</td>
</tr>
<tr>
<td>0275</td>
<td>Archive/Stock</td>
<td>(6)</td>
</tr>
<tr>
<td>402</td>
<td>R. A. Wasilausky</td>
<td>(1)</td>
</tr>
<tr>
<td>70</td>
<td>T. F. Ball</td>
<td>(1)</td>
</tr>
<tr>
<td>76</td>
<td>J. R. Wangler</td>
<td>(1)</td>
</tr>
<tr>
<td>7601</td>
<td>K. N. Bromley</td>
<td>(1)</td>
</tr>
<tr>
<td>761</td>
<td>G. W. Byram</td>
<td>(1)</td>
</tr>
<tr>
<td>761</td>
<td>J. J. Symanski</td>
<td>(10)</td>
</tr>
</tbody>
</table>

Defense Technical Information Center  
Alexandria, VA 22304-6145 (4)

NCCOSC Washington Liaison Office  
Washington, DC 20363-5100

Center for Naval Analyses  
Alexandria, VA 22302-0268

Navy Acquisition, Research and Development  
Information Center (NARDIC)  
Arlington, VA 22244-5114

GIDEP Operations Center  
Corona, CA 91718-8000

NCCOSC Division Detachment  
Warminster, PA 18974-5000

Office of Naval Research  
Arlington, VA 22217-5660

Carnegie Mellon University  
Pittsburgh, PA 15213