This research covered modulation-doped field effect transistors (MODFET's) of AlInAs/GaInAs/AlInAs/InP grown by molecular beam epitaxy (MBE). These are the highest frequency transistors yet made, but generally suffer from problems.

The problem studied is that of obtaining well-behaved current vs voltage characteristics for these transistors, including reducing the anomalous "kink effect", and increasing breakdown voltage.

The most important results are the near-elimination of the "kink effect" by using reduced arsenic flux in the MBE growth, and sharply (~100:1) reduction of the gate breakdown current by using a barrier-enhancement acceptor doping plane under the gate. Near pinch-off, the drain-source voltage at breakdown was doubled. Additionally, the optimization of the fabrication technology of the mushroom (or T) shaped gates was completed for these devices, and integrated circuits for millimeter amplifiers and oscillators were designed and fabricated.
Study of Ultra Short HFET Devices with InP Substrates

Final Report

Lester F. Eastman, H. Park, W. Haydl

1 December 1988 - 30 November 1991

U.S. Army Research Office

DAAL03-89-K-0006

Cornell University

Approved for public release; Distribution Unlimited

92 4 10 005
THE VIEW, OPINIONS, AND/OR FINDINGS CONTAINED IN THIS REPORT ARE THOSE OF THE AUTHOR(S) AND SHOULD NOT BE CONSTRUED AS AN OFFICIAL DEPARTMENT OF THE ARMY POSITION, POLICY, OR DECISION, UNLESS SO DESIGNATED BY OTHER DOCUMENTATION.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>1</td>
</tr>
<tr>
<td>A. Kink Effect</td>
<td>1</td>
</tr>
<tr>
<td>B. Current Enhancement</td>
<td>4</td>
</tr>
<tr>
<td>C. T-Gate Technology</td>
<td>4</td>
</tr>
<tr>
<td>D. Gate Leakage Current</td>
<td>6</td>
</tr>
<tr>
<td>a. Planar Isolation</td>
<td>6</td>
</tr>
<tr>
<td>b. Barrier-enhancement Layer</td>
<td>6</td>
</tr>
<tr>
<td>E. Circuit Applications</td>
<td>11</td>
</tr>
<tr>
<td>a. Simulations</td>
<td>11</td>
</tr>
<tr>
<td>b. Circuit Design and Process Development</td>
<td>13</td>
</tr>
<tr>
<td>Publications and Presents reported on Contract</td>
<td>19</td>
</tr>
<tr>
<td>Advanced Degrees</td>
<td>22</td>
</tr>
<tr>
<td>Scientific Personnel</td>
<td>22</td>
</tr>
</tbody>
</table>
Study of Ultra Short HFET Devices with InP

Introduction

Efforts have been geared toward improving the performance of short-gate substrates AlInAs/GaInAs MODFETs on InP substrates. The issues addressed and studied in this project include kink effect, current enhancement, breakdown problem, T-gate technology, and circuit applications.

A. Kink Effect

Kink effect refers to the drain current anomaly observed in the I-V characteristics of MODFETs and MESFETs that include AlInAs layers. Fig.1 shows an example of this effect. Kink effect was found to be a low-frequency phenomenon, vanishing at frequencies higher than a few megahertz (MHz). This finding, together with the observed current collapse and light sensitivity at 77 K, has led to the conclusion that the kink effect results from the presence of deep-level electron traps in the AlInAs which ionize under the high fields present in MODFETs or MESFETs under bias. Although small-signal microwave characteristics do not degrade due to the kink effect, large-signal and noise performance will be significantly affected.

It was found that if AlInAs layers are grown with the AlInAs V:III flux ratio of 5:1, instead of the standard 15:1, the kink effect is virtually eliminated. Fig.2 shows the I-V characteristics of a MODFET grown with the low As flux ratio of 5:1. This removal of the kink effect is believed to be the result of reduced unintentional impurity incorporation and redistribution during the low-As-flux growth of AlInAs.
Fig. 1. Current-voltage characteristics of an AlInAs/GaInAs MODFET.
Fig. 2. Current-voltage characteristics of an AlInAs/GaInAs MODFET grown with low As flux.
B. Current Enhancement

Higher electron mobility and sheet density are expected in the strained Al_{0.48}In_{0.52}As/Ga_{1-x}In_xAs (x≥0.53) MODFET structures due to the higher conduction band discontinuity and improved electron confinement. Pseudomorphic MODFETs with 6% excess indium (x=0.59) in the channel were grown and fabricated. These devices exhibit drain current in excess of 1.1 A/mm. When extra doping layer was introduced under the channel (double-doping), drain current as large as 1.8 A/mm was demonstrated.

C. T-gate Technology

The gate-length (foot-print) must be very short (less than ~0.25 μm) to reduce the electron transit time in order to achieve high performance at high frequency. However, the cross-section also becomes smaller, thereby increasing the gate resistance. This gate resistance significantly degrades the maximum available gain (MAG) at high frequency, and reduces the maximum frequency of oscillation (f_{max}). To circumvent this problem, the T-gate technology has been developed. Cambridge EBMF 10.5 has been used to produce gates with foot-print of 0.15 μm to 0.3 μm. The upper portion of these gates are ~0.5 μm wide, reducing the gate resistance from ~1500 Ω/mm (conventional triangular gate) to 300 Ω/mm or less. Fig. 3 shows an example of such T-gates.
Fig. 3. T-gate with 0.15 μm footprint.
D. Gate Leakage Current

Gate leakage current due to the low Schottky barrier heights is a major problem of AlInAs/GaInAs MODFETs that leads to low breakdown voltage. Several means of reducing the leakage current have been investigated.

a. Planar Isolation

If device isolation is achieved by conventional mesa etching, gate lines come in contact with the two-dimensional electron-gas (2DEG). Since the Schottky barrier height for metal on GaInAs is very low (~0.25 eV), this contact could lead to leakage current. To eliminate this possibility, ion-bombardment damaging was employed for electrical isolation between devices. Boron bombardment with a dose from $7 \times 10^{12}$ to $1 \times 10^{13}$ cm$^{-2}$, and energy from 35 to 40 KeV yielded good device isolation. Later, Ar bombardment with a dose of $5 \times 10^{12}$ cm$^{-2}$ and energy of 80 KeV was found to be equally effective.

b. Barrier-enhancement Layer

To reduce the gate leakage current, especially at and beyond the cutoff bias conditions, an acceptor plane was suggested just under the gate region, but above a donor plane, to create a dipole of opposite sheet charges. The donor plane is used to supply electrons to form the 2DEG in the channel. The acceptor plane is used to enhance the effective Schottky barrier height. With a proper design, barrier height can be enhanced without seriously affecting the 2DEG density. Fig. 4 shows the potential profile of the conduction band in the channel region with such an atomic planar-doped dipole with equal donor and acceptor ion sheet densities. The top cap is
Fig. 4. Conduction band potential profile of barrier-enhanced MODFET structure along channel.
required to have enough donors to be depleted from underneath, in order to terminate the electric fields on the top side of the acceptor plane as shown. This profile is drawn to scale for a design allowing $2.25 \times 10^{12}$ cm$^{-2}$ in the 2DEG. The 2DEG density can be varied by changing the doping density of the donor plane. Fig. 5 shows the conduction band profile under the gate at cutoff gate bias of -1.5 V for the structure shown in Fig. 4. As can be seen, there is an additional 50 Å of constant-height barrier (~0.52 V) between the gate metal and the potential region descending sharply, compared to the conventional, non-barrier-enhancing design. Simple quantum-mechanical calculations predict four orders of magnitude ($10^{-4}$) reduction in tunneling current from the electrons at the Fermi level in the gate metal. Therefore, this could be a powerful method of reducing the gate leakage current at and above the channel cutoff conditions where tunneling is the dominant breakdown mechanism. Experiments revealed, however, that atomic planar-doping of the acceptor may not be optimal due to the fast diffusion of the Be. Therefore, thin, uniformly-doped Be layer was used instead to accomplish the same result.

To demonstrate the effectiveness of this concept, Schottky diodes were first fabricated on AlInAs layers which incorporated 100 Å of p$^+$ barrier-enhancement layers doped with Be to $6 \times 10^{18}$ cm$^{-3}$. These diodes showed 0.4 V increase in forward-bias turn-on voltage, and 50 to 100 times reduction in reverse-bias leakage current compared to diodes without the p$^+$ layers. Fig. 6 shows these results.

MODFETs with 0.3 μm gate were fabricated on AlInAs/GaInAs layers incorporation 60 Å of p$^+$ barrier-enhancement layer doped with Be to $1 \times 10^{19}$ cm$^{-3}$. Typical 50 μm-wide MODFETs exhibited $f_T$ of 70 GHz, $f_{max}$ of 130 GHz, peak $g_m$ of 450 mS/mm, $g_o$ at peak $g_m$ of 25 mS/mm, $g_m/g_o$
Fig. 5. Potential profile of barrier-enhanced MODFET structure under gate at cutoff.
Fig. 6. Effect of barrier-enhancement layers on diode leakage current.
ratio of 18, maximum current of 700 mA/mm, and drain-source breakdown voltage in excess of 7 V near pinchoff (gate-bias of -2 V). The I-V characteristic of this device is shown in Fig. 7. These results demonstrate the potential of barrier-enhanced AlInAs/GaInAs MODFETs in microwave power applications.

E. Circuit Applications

Short-gate AlInAs/GaInAs MODFETs lattice-matched on InP, together with planar Schottky-barrier mixer diodes, are being developed for millimeter-wave, low-noise receiver applications. Amplifiers and oscillators in the 20-60 GHz range will serve as test vehicles. Electron-beam lithography will be used throughout the process to accommodate the frequent modification of the design during the initial development phase.

a. Simulations

Simulations have been performed to determine the optimum material structure, using a Poisson's equation solver. Circuit simulations have been performed with the TouchStone program to predict the power gain of the amplifiers in the frequency range up to 300 GHz. The predicted upper limit to the practically achievable gain is about 15 dB at 100 GHz, and 12 dB at 200 GHz, with 0.1 μm gates. Simulations also predict that, below about 100 GHz, only transconductance $g_m$, gate-source capacitance $C_{gs}$, gate-drain capacitance $C_{gd}$, and source resistance $R_s$ affect the gain, while above 100 GHz, gate resistance $R_g$, output conductance $g_{ds}$, and drain resistance $R_d$ also play important roles.
Fig. 7. Current-voltage characteristics of an AlInAs/GaInAs MODFET with barrier-enhancement layers.
b. Circuit Design and Process Development

A test chip containing both T-type and π-type MODFETs (Figs. 8 and 9), planar mixer diodes (Fig. 10), oscillators (Fig. 11), and amplifiers (Fig. 12), has been designed for the 20-60 GHz range.

Low-resistance T-gates with footprint between 0.15-0.3 μm have been developed as mentioned previously.

An air-bridge technology which is realized entirely by electron-beam lithography has been developed to facilitate the initial development phase of integrated circuits.
Fig. 8. Detail of 2 x 25 μm T-MODFET.
Fig. 9. Detail of 2 x 50 \(\mu\text{m}\) \(\pi\)-MODFET.
Fig. 10. Detail of 10 μm mixer diode.
Fig. 11. Coplanar 60 GHz amplifier.
Fig. 12. Coplanar 60 GHz Oscillator.
Publications and Presentations reported on Army Contract
DAAL03-89-K-0006

"I/V Anomaly and Device Performance of Submicrometre-Gate Ga0.47In0.53As/Al0.48In0.52As HEMT", J.B. Kuang, P.J. Tasker, Y.K. Chen, G.W. Wang, L.F. Eastman, O.A. Aina, H. Hier, and A. Fathimulla, Electronics Letters 24 (25) 1571-1572 (Dec. 8, 1988).


"Submicron-Gate In0.52Al0.48As/In0.53Ga0.47As/In0.52Al0.48As Heterojunction Metal-Semiconductor Field-Effect Transistors Grown by Molecular Beam Epitaxy", J.B. Kuang, P.J. Tasker, Y.K. Chen, G.W. Wang, L.F. Eastman, O.A. Aina, H. Hier, and A. Fathimulla, Appl. Phys. Lett. 54 (12) 1136-1138 (Mar. 20, 1989).


Low Frequency and Microwave Characterization of Submicron-gate In0.52Al0.48As/In0.53Ga0.47As/In0.52Al0.48As Heterojunction Metal-Semiconductor Field-Effect Transistors Grown by Molecular-Beam Epitaxy", J.B. Kuang, P.J. Tasker, S. Ratanaphanyarat, W.J. Schaff, L.F. Eastman, G. W. Wang, Y.K. Chen, O.A. Aina, H. Hier, and A. Fathimulla, J. Appl. Phys., 66 (12) 6168-6174 (15 Dec. 1989).
"Progress in Microwave and Millimeter Wave Transistors", L.F. Eastman, IEEE Section, GE, Syracuse, NY (Feb. 14, 1990)


**Advanced Degrees**


**Scientific Personnel**

Lester F. Eastman, P.I. 12/1/88-11/30/91

William J. Schaff, Senior Research Associate 12/1/88-11/30/91

William Haydl, Visiting Scientist 6/1/90-11/30/91

Lauren F. Palmateer (GRA) 12/1/88-5/31/89

Jente B. Kuang (GRA) 6/1/89-6/1/90

Hyunchung Park (GRA) 8/90-11/30/91