The purpose of this report is limited to presenting the tagged record structure of the Contour Model Architecture CMA, the static structure of individual snapshots of a nested module computation as realized in CMA, and the Contour Model Assembly Language CMAL. Pedagogic illustrations of the CMAL-level evolution of a nested module computation are given in a separate report.

The Contour Model CM as it currently exists can account for most of the semantic features of a broad spectrum of nested module computations; CM does not yet contain specific features for input/output, interrupts, or selectively restricted memory access. The architecture CMA and the assembly language CMAL together constitute a detailed operational mechanism which realized CM as it currently exists. CMA is a relatively conventional, fully tagged, stack-oriented architecture whose tagged record structure and assembly language are intended to be implemented in micocode.
THE CONTOUR MODEL ARCHITECTURE
AND ASSEMBLY LANGUAGE

JOHN B. JOHNSTON

NMSU-ECE-89-005
June 1989
Table of Contents

0. INTRODUCTION
1. CONTOUR MODEL ARCHITECTURE TAGGED RECORD STRUCTURE
   1.0. MONO RECORD STRUCTURE
   1.1. POLY RECORD STRUCTURE
2. NESTED MODULE COMPUTATION STATIC SNAPSHOT STRUCTURE
   2.0. STATIC STRUCTURE OF THE PROGRAM COMPONENT
   2.1. STATIC STRUCTURE OF THE EXECUTION COMPONENT
   2.1.0. ACCESS SKELETON
   2.1.1. STACK SKELETON
   2.2. ENVIRONMENTS
   2.2.0. ACCESS ENVIRONMENTS
   2.2.1. PROGRAM ENVIRONMENTS
   2.2.2. STACK ENVIRONMENTS
2.3. RECORD RETENTION AND REFERENCE COUNTS
3. CONTOUR MODEL ASSEMBLY LANGUAGE: CMAI
   3.0. THE CMA INSTRUCTION CYCLE
   3.1. DATA MOVEMENT WITHIN THE VIRTUAL PROCESSOR WORKSPACE
      3.1.0. DATA MOVEMENT WITHIN THE STACK
         00 nop no-operation
         01 pop pop top record and discard
         02 dup duplicate top record
         03 swp swap top two records
         04 cab permute top three records
         05 bca permute top three records
         06 psh push following mono record onto stack
      3.1.1. DATA MOVEMENT BETWEEN WORKING REGISTERS AND THE STACK
         RANGE OF n: 0 <= n <= F
         00 sav Rn save Rn to stack
         01 res Rn restore Rn from stack
         02 xch Rn exchange Rn and top record
         03 sav save selected registers to stack
         04 res restore selected registers from stack
         05 tele sav
         06 clr Rn clear Rn
         07 clr clear selected registers
      3.1.2. DATA MOVEMENT BETWEEN SPECIAL REGISTERS AND THE STACK
         00 xch sp exchange sp and top record
         01 rev sp revert sp
         02 xch dp exchange dp and top record
         03 res dp restore dp from stack
         04 sav pid save pid register to stack
Table of Contents (continued)

3.1.2. DATA MOVEMENT BETWEEN SPECIAL REGISTERS AND THE STACK (continued)
05 xch ip exchange ip and top record
06 res ip restore ip from stack
07 sav ep save ep to stack

3.2. SCALER DATA MANIPULATION INSTRUCTIONS

3.2.0. NULL Producing Instructions
3.2.0.0. Degree 0 NULL Producing Instructions
00 mak null push null to stack

3.2.1. TAG Producing Instructions
3.2.1.0. Degree 0 TAG Producing Instructions
RANGES: mmm c <type mono>; vp + ppp ε <type poly>
00 mak tag mmm push tag mmm to stack
01 mak tag vp push tag vp to stack
02 imm mak tag ppp push tag ppp to stack, immediate size

3.2.1.1. Degree 1 TAG Producing Instructions
RANGE: vp + ppp ε <type poly>
00 mak tag ppp push tag ppp to stack, size on stack top
01 tak tag push tag of top record
02 ind tak tag push tag of top record, indirect

3.2.2. LOGICAL Producing Instructions
3.2.2.0. Degree 0 LOGICAL Producing Instructions
00 mak false push log f
01 mak true push log t

3.2.2.1. Degree 1 LOGICAL Producing Instructions
00 not logical complement top record

3.2.2.2. Degree 2 LOGICAL Producing Instructions
00 xxx xxx ε {and, or, xor, nand, nor, ...}

3.2.2.2.0. Degree 2 ARITHMETIC RELATIONAL INSTRUCTIONS
00 gt greater than
01 ge greater than or equal to
02 le less than or equal to
03 lt less than
04 eq equal to
05 ne not equal to

3.2.2.2.1. Degree 2 GENERAL RELATIONAL INSTRUCTIONS
00 eq equal to
01 ne not equal to
02 ind eq equal to, indirect
03 ind ne not equal to, indirect

3.2.3. REGISTER SELECTOR Producing Instructions
3.2.3.0. Degree 0 REGISTER SELECTOR Producing Instructions
00 mask none select no registers (push msk 0000)
01 mask all select all registers (push msk FFFF)
3.2.3.1. DEGREE 1 REGISTER SELECTOR PRODUCING INSTRUCTIONS
00 not bit complement mask on stack top
01 xxx xxx e {and, or, xor, nand, nor, ...}

3.2.3.2. DEGREE 2 REGISTER SELECTOR PRODUCING INSTRUCTIONS
00 xxx xxx e {and, or, xor, nand, nor, ...}

3.2.4. INTEGER PRODUCING INSTRUCTIONS

3.2.4.0. DEGREE 0 INTEGER PRODUCING INSTRUCTIONS
00 mak zero push int 0
01 mak one push int 1
02 tak stk len push stack length
03 tak stk tos push stack tos

3.2.4.1. DEGREE 1 INTEGER PRODUCING INSTRUCTIONS
00 not bit complement (1's complement)
01 neg negative (2's complement)
02 abs absolute value
03 tak len push len of poly record
04 tak ref push ref of poly record
05 tak tos push tos of stack
06 tele tak stk len take stk len of other vp
07 tele tak stk tos take stk tos of other vp

3.2.4.2. DEGREE 2 INTEGER PRODUCING INSTRUCTIONS
00 xxx xxx e {and, or, xor, nand, nor, ...}
01 add add top two
02 sub subtract top from next
03 mpy multiply top two
04 intdiv divide top into next, giving quotient & remainder
05 quot intdiv, leaving only quotient
06 rem intdiv, leaving only remainder

3.3. RECORD ALLOCATION

3.4. POINTER AND SUBPOINTER OPERATIONS: SELECTION AND INDEX MODIFICATION
("sel" means "push subpointer onto stack")

3.4.0. THE BREAK-SUBPOINTER INSTRUCTION
00 brk subptr break subpointer

3.4.1. THE TWO-ARGUMENT SELECTION INSTRUCTIONS (select)

LOCATION OF:

<table>
<thead>
<tr>
<th>Pointer</th>
<th>Index</th>
</tr>
</thead>
<tbody>
<tr>
<td>sel *,x</td>
<td>stack immediate</td>
</tr>
<tr>
<td>sel *,w</td>
<td>stack stack</td>
</tr>
<tr>
<td>sel *,Rj</td>
<td>stack Rj</td>
</tr>
<tr>
<td>sel Ri,x</td>
<td>Ri immediate</td>
</tr>
<tr>
<td>sel Ri,w</td>
<td>Ri stack</td>
</tr>
<tr>
<td>sel Ri,Rj</td>
<td>Ri Rj</td>
</tr>
</tbody>
</table>
3.4.2. THE THREE-ARGUMENT POINTER SELECTION AND INDEX MODIFICATION INSTRUCTIONS (modify-then-select and select-then-modify)

<table>
<thead>
<tr>
<th>LOCATION OF:</th>
<th>MODIFIER</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Rj, Rj, Rj, m</td>
</tr>
<tr>
<td>01</td>
<td>Rj, Rj, Rj, m</td>
</tr>
<tr>
<td>02</td>
<td>Rj, Rj, Rj, m</td>
</tr>
<tr>
<td>03</td>
<td>Rj, Rj, Rj, m</td>
</tr>
<tr>
<td>04</td>
<td>Rj, Rj, Rj, m</td>
</tr>
<tr>
<td>05</td>
<td>Rj, Rj, Rj, m</td>
</tr>
<tr>
<td>06</td>
<td>Rj, Rj, Rj, m</td>
</tr>
<tr>
<td>07</td>
<td>Rj, Rj, Rj, m</td>
</tr>
<tr>
<td>08</td>
<td>Rj, Rj, Rj, m</td>
</tr>
<tr>
<td>09</td>
<td>Rj, Rj, Rj, m</td>
</tr>
<tr>
<td>10</td>
<td>Rj, Rj, Rj, m</td>
</tr>
<tr>
<td>11</td>
<td>Rj, Rj, Rj, m</td>
</tr>
</tbody>
</table>

3.4.3. THE TWO-ARGUMENT SUBPOINTER INDEX MODIFICATION AND SELECTION INSTRUCTIONS (modify-then-select and select-then-modify)

<table>
<thead>
<tr>
<th>LOCATION OF:</th>
<th>MODIFIER</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Ri, m</td>
</tr>
<tr>
<td>01</td>
<td>Ri, m</td>
</tr>
<tr>
<td>02</td>
<td>Ri, m</td>
</tr>
<tr>
<td>03</td>
<td>Ri, m</td>
</tr>
<tr>
<td>04</td>
<td>Ri, m</td>
</tr>
<tr>
<td>05</td>
<td>Ri, m</td>
</tr>
<tr>
<td>06</td>
<td>Ri, m</td>
</tr>
<tr>
<td>07</td>
<td>Ri, m</td>
</tr>
<tr>
<td>08</td>
<td>Ri, m</td>
</tr>
<tr>
<td>09</td>
<td>Ri, m</td>
</tr>
<tr>
<td>10</td>
<td>Ri, m</td>
</tr>
<tr>
<td>11</td>
<td>Ri, m</td>
</tr>
</tbody>
</table>

3.4.4. THE TWO-ARGUMENT SUBPOINTER INDEX MODIFICATION INSTRUCTIONS

<table>
<thead>
<tr>
<th>LOCATION OF:</th>
<th>MODIFIER</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Ri, m</td>
</tr>
<tr>
<td>01</td>
<td>Ri, m</td>
</tr>
<tr>
<td>02</td>
<td>Ri, m</td>
</tr>
<tr>
<td>03</td>
<td>Ri, m</td>
</tr>
<tr>
<td>04</td>
<td>Ri, m</td>
</tr>
<tr>
<td>05</td>
<td>Ri, m</td>
</tr>
<tr>
<td>06</td>
<td>Ri, m</td>
</tr>
<tr>
<td>07</td>
<td>Ri, m</td>
</tr>
<tr>
<td>08</td>
<td>Ri, m</td>
</tr>
<tr>
<td>09</td>
<td>Ri, m</td>
</tr>
<tr>
<td>10</td>
<td>Ri, m</td>
</tr>
<tr>
<td>11</td>
<td>Ri, m</td>
</tr>
</tbody>
</table>

3.5. DISPLAY VECTOR RELATED INSTRUCTIONS ("DV" means display vector)

3.5.0. DISPLAY VECTOR FETCH INSTRUCTIONS

<table>
<thead>
<tr>
<th>LOCATION OF:</th>
<th>MODIFIER</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>x</td>
</tr>
<tr>
<td>01</td>
<td>x</td>
</tr>
<tr>
<td>02</td>
<td>x</td>
</tr>
</tbody>
</table>

3.5.1. DISPLAY VECTOR STORE INSTRUCTIONS

<table>
<thead>
<tr>
<th>LOCATION OF:</th>
<th>MODIFIER</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>x</td>
</tr>
<tr>
<td>01</td>
<td>x</td>
</tr>
<tr>
<td>02</td>
<td>x</td>
</tr>
</tbody>
</table>

3.5.2. DISPLAY INSTRUCTIONS FOR ACCESSING INTO EXECUTION CONTOURS

<table>
<thead>
<tr>
<th>LOCATION OF:</th>
<th>MODIFIER</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>x, y</td>
</tr>
<tr>
<td>01</td>
<td>x, y</td>
</tr>
<tr>
<td>02</td>
<td>x, y</td>
</tr>
<tr>
<td>03</td>
<td>x, y</td>
</tr>
<tr>
<td>04</td>
<td>x, y</td>
</tr>
<tr>
<td>05</td>
<td>x, y</td>
</tr>
<tr>
<td>06</td>
<td>x, y</td>
</tr>
<tr>
<td>07</td>
<td>x, y</td>
</tr>
<tr>
<td>08</td>
<td>x, y</td>
</tr>
</tbody>
</table>
3.6. **LABEL MANIPULATION INSTRUCTIONS**

00  brk i-lab  break i-lab  029
01  brk ip-lab  break ip-lab  029
02  brk cp-lab  break cp-lab  030
03  mak i-lab  make i-lab  030
04  mak ip-lab  make ip-lab  030
05  mak cp-lab  make cp-lab  030

3.7. **DATA MOVEMENT BETWEEN THE VIRTUAL PROCESSOR STACK AND MEMORY**

00  fet  fetch  030
01  sto  store direct  031
02  stor  store reverse  032

3.8. **CONTROL INSTRUCTIONS**

3.8.0. **BRANCHES**

**CONDITION ON L:**  L must be a label of some instruction in the current instruction record

**CONDITION ON ip:**  ip must point to some instruction in the current instruction record

00  b 0L  branch unconditionally to L  032
01  bt 0L  branch to L if tos rec true; pop tos rec  032
02  bf 0L  branch to L if tos rec false; pop tos rec  032
03  jmp  jump using ip from stack (res ip)  032
04  jnb  jump sub using ip from stack (xch ip)  033

3.8.1. **LEAPS**

00  leap  leap using i-lab from stack; pop i-lab  033
01  tele leap  cause other vp to leap  033

3.8.2. **TELE DISPLAY VECTOR INSTRUCTIONS**

3.8.2.0. **TELE DISPLAY VECTOR FETCH INSTRUCTIONS**

**RANGE OF i:**  0 <= i <= F

00  tele fet dsp x  cause other vp to fet dsp x  034
01  tele fet dsp *  cause other vp to fet dsp *  034
02  tele fet dsp Ri  cause other vp to fet dsp Ri  034

3.8.2.1. **TELE DISPLAY VECTOR STORE INSTRUCTIONS**

**RANGE OF i:**  0 <= i <= F

00  tele sto dsp x  cause other vp to sto dsp x  035
01  tele sto dsp *  cause other vp to sto dsp *  035
02  tele sto dsp Ri  cause other vp to sto dsp Ri  035

3.8.3. **MODULE ENTRY INSTRUCTIONS**

3.8.3.0. **MODULE ENTRY STACK INSTRUCTIONS**

00  sav  save selected registers  036
01  tele sav  cause other vp to save selected registers  036
02  xch lab  exchange labels  036
03  tele xch lab  cause other vp to xch lab  036
04  sav stk  save duplicate of stack record with mask and selected registers  036
05  xch stk  exchange stack records  036

3.8.3.1. **THE EXECUTION CONTOUR ADJUNCTION INSTRUCTION**

00  adjoin  adjoin-and-link new e-con  037
### 3.8.4. MODULE EXIT STACK INSTRUCTIONS

**ABBREVIATIONS:**

| stk  | = stack                     |
| lab  | (labl (i-lab))              |
| reg  | = registers                 |
| val  | = value                     |
| ep   | = environment pointer       |
| c-rvrt| = conditional duplication revert |

1. rs
   - revert stk

2. cs
   - c-rvrt stk

3. ee
   - extract ep

4. ri
   - restore lab

5. dl
   - discard lab

6. rsee
   - revert stk, extract ep

7. csee
   - c-rvrt stk, extract ep

8. rl
   - revert stk, restore lab

9. dl
   - discard lab, restore reg

10. rlr
   - restore lab, restore reg

11. rsl
    - revert stk, restore lab, restore reg

12. csr
    - c-rvrt stk, restore reg

13. rvs
    - retain val, revert stk

14. rcv
    - retain val, c-rvrt stk

15. rve
    - retain val, extract ep

16. rvrl
    - retain val, restore lab

17. rdvl
    - retain val, discard lab

18. rvssee
    - retain val, revert stk, extract ep

19. rvcsee
    - retain val, c-rvrt stk, extract ep

20. rvrsrl
    - retain val, revert stk, restore lab

21. rvcrsrl
    - retain val, c-rvrt stk, restore reg

22. rvlr
    - retain val, restore lab, restore reg

23. rdl
    - retain val, discard lab, restore reg

24. rvrsrllrr
    - retain val, revert stk, restore lab, restore reg

25. rvrcsrllrr
    - retain val, c-rvrt stk, restore lsb, restore reg
0. INTRODUCTION

The purpose of this report is limited to presenting the tagged record structure of the Contour Model Architecture CMA, the static structure of individual snapshots of a nested module computation as realized in CMA, and the Contour Model Assembly Language CMAL. Pedagogic illustrations of the CMAL-level evolution of a nested module computation are given in a separate report.

The Contour Model CM as it currently exists can account for most of the semantic features of a broad spectrum of nested module computations; CM does not yet contain specific features for input/output, interrupts, or selectively restricted memory access. The architecture CMA and the assembly language CMAL together constitute a detailed operational mechanism which realizes CM as it currently exists. CMA is a relatively conventional, fully tagged, stack-oriented architecture whose tagged record structure and assembly language are intended to be implemented in microcode. The architectural potency required of CMA to realize CM is contained in: the tagged record structure (sec. 1); the computation snapshot structure, including the record retention feature (sec. 2); and a few special instructions of the assembly language CMAL (sec. 3). CMA incorporates a segmented virtual memory system with provisions for MULTICS-like dynamic linking, but details of this memory system are treated in a separate report; for purposes of this report it suffices to envision memory as simply a large sequence of byte-size memory units, each individually addressable.

A nested module computation is a time-sequence of snapshots. Each snapshot is a data structure having both a program component and an execution component. In this report, the program component is treated as being time invariant throughout a computation; the course of execution of the program is recorded in the execution component. A data structure is composed of poly records and their mono record subrecords.

1. The Contour Model Architecture Tagged Record Structure

There are two classes of records in CMA: mono records, which are elementary data items, and poly records, which are aggregate data items. Only poly records can be allocated; mono records can exist only as subrecords of poly records. Each record is a byte sequence which is the concatenation of two bit sequences: a tag and a value. The syntactic structure and byte length of a record are determined by the tag of the record and remain invariant during the lifetime of the record.

1.0. Mono Record Structure

A mono record is the concatenation of a tag and a value. The tag of a mono record consists simply of a fixed but unspecified bit pattern called the type field of the tag. The value of a mono record is a bit pattern which has a meaning only when interpreted relative to the tag of the mono record. Each mono record has associated with it a finite set of bit patterns which can serve as values of mono records having that type. The types, values, and syntactic structures of mono records are specified by the syntax for mono records displayed in Table 1.

The null mono record has a vacuous - that is, zero bit length - value, and a tag type field which is a byte consisting of eight 0 bits; null is the only mono record whose tag bit pattern is specified. There are only two distinct logical values: f (false) and t (true). The value of a tag mono record may be the tag of any mono record or the tag of any poly record; since tags of mono and poly records may be of various different lengths, the value of a tag record determines its own length and hence that of the tag record. A mask mono record serves as a register selector for saving and restoring selected virtual processor registers to and from the virtual processor stack; the 16 mask value bits <msk.0>, ..., <msk.F> are in one-to-one correspondence with the 16 virtual processor registers R0, ..., RF, and serve to identify the registers whose contents are to be saved or restored. The integer values are bit patterns of some fixed but unspecified bit length which represent integers according to the 2's complement interpretation. The value of a pointer mono record is interpreted in such a manner that the pointer mono record in effect points to the tag of some poly record; the syntactic structure and interpretation of a pointer value are given in a separate report. The value of a subpointer mono record is the concatenation of a pointer value and an integer value which serves as a subrecord index; hardware use of such a subpointer value to access an indexed subrecord requires microcode interpretation of the tag of the poly record pointed to by the pointer value portion of the subpointer value. In this report we shall indicate pointer values in the symbolic form "P", where "P" is an identifier which designates the intended target poly record. A <ip> is a contour-pointer, that is, a pointer whose target poly record is a program contour. An <ip> is an instruction-pointer, that is, either a pointer which points to an instruction record or else a subpointer which points to a code byte subrecord of an instruction record. An <ep> is an environment-pointer, which either is null or else is a pointer whose target poly record is an execution contour; as discussed in sec. 2, an environment-pointer identifies what is known as an execution environment. A contour-label mono record thus designates both a program contour and an execution environment, while an instruction-label mono record designates both a code point within an instruction record and an execution environment. An <iden>, or identifier, is a non-empty sequence of letters and digits, the first of which is a capital letter.
Table 1: A Syntax for CMA Mono Records

1.1. Poly Record Structure

A poly record is the concatenation of a tag and a value. The tag of a poly record consists of a fixed but unspecified bit pattern called the type field of the tag, zero or more special bits whose use depends on the type of poly record, and an embedded integer mono record called the length field which is program accessible as a read-only special subrecord. The value of a poly record consists of: an integer mono record called the reference count field which is program accessible as a read-only special subrecord of the poly record; zero or more additional special subrecords depending on the type of poly record; and zero or more non-special subrecords. The length special subrecord of a poly record equals the number of non-special subrecords of the poly record; this length is set by microcode during allocation of the poly record and remains fixed during the lifetime of the poly record. The reference count special subrecord of a poly record is maintained in microcode to reflect the number of (sub)pointers (in) to the poly record. Each special or non-special subrecord of a poly record begins at a byte position within the poly record which depends solely on the index of the subrecord and the tag of the poly record, and not on the type of the subrecord. Special subrecords of poly records have negative indexes, and are always mono records. Non-special subrecords of a poly record have ordinal (non-negative) indexes; depending on the type of the poly record, either all its non-special subrecords are mono records or else all its non-special subrecords are single bytes. The types and syntactic structures of poly records are specified by the syntax for poly records displayed in Table 2.

A text poly record has two special subrecords: the length field (index -2), and the reference count field (index -1). Each non-special subrecord of a text poly record is an 8-bit byte representing one of the 256 characters.

An instruction poly record has three special subrecords: the length field (index -3), and the reference count field (index -2), and the environment pointer subrecord (index -1). The non-special subrecords of an instruction poly record comprise a byte sequence which constitutes the coded form of a sequence of CMAL instructions.
<table>
<thead>
<tr>
<th>Line</th>
<th>Syntax</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td><code>&lt;rec poly&gt;</code></td>
<td><code>::= &lt;rec poly&gt;</code></td>
</tr>
<tr>
<td>01</td>
<td><code>&lt;rec poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt; &lt;refval poly&gt;</code></td>
</tr>
<tr>
<td>02</td>
<td><code>&lt;type poly&gt;</code></td>
<td>`::= &lt;type poly byte&gt;</td>
</tr>
<tr>
<td>03</td>
<td><code>&lt;type poly byte&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>04</td>
<td><code>&lt;type poly mono&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>05</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>06</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>07</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>08</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>09</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>10</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>11</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>12</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>13</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>14</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>15</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>16</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>17</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>18</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>19</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>20</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>21</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>22</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>23</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>24</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>25</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>26</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>27</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>28</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>29</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>30</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>31</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>32</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>33</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>34</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>35</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>36</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>37</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>38</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>39</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>40</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>41</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>42</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>43</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>44</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>45</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
<tr>
<td>46</td>
<td><code>&lt;tag poly&gt;</code></td>
<td><code>::= &lt;tag poly&gt;</code></td>
</tr>
</tbody>
</table>

Table 2: A Syntax for CMA Poly Records

A stack poly record has four special subrecords: the length field (index -4), the reference count field (index -3), the top-of-stack subrecord (index -2), and the stack pointer subrecord (index -1). The non-special subrecords of a stack poly record comprise a byte sequence which constitutes the place of residence for the mono records which are pushed into and popped from the stack record. At all times, the top-of-stack integer has a non-negative value which does not exceed the value of the length field. The stack record is empty if and only if the top-of-stack integer equals the length field. When the stack record is non-empty: the top-of-stack integer is the index of the first byte of (the tag of) the effectively "top" mono record in the stack, the first byte of (the tag of) each non-top mono record in the stack immediately follows the last byte of (the value of) the immediately preceding mono record in the stack, and the last byte of (the value of) the effectively "bottom" mono record in the stack is the last byte of (the value of) the stack...
record. The top mono record contained in a non-empty stack record is popped out by a microcode action which reads out (and then clears) the successive bytes of the top mono record while incrementing the top-of-stack integer, according to the tag of the top mono record. A new top mono record is pushed into a non-full stack record by a microcode action which decrements the top-of-stack integer while writing in the successive bytes of the new mono record in reverse order, according to the tag of the new mono record. A stack record is effectively full relative to an attempt to push in a new mono record if and only if the byte length of the new mono record exceeds the top-of-stack integer.

A vector poly record has two special subrecords: the length field (index -2), and the reference count field (index -1). The byte length of the space reserved within the vector record value for each non-special subrecord equals the byte length of the longest type of mono record, namely an instruction label which incorporates the sub-pointer form of <ip> and the pointer form of <ep>; each actual non-special mono subrecord of the vector record is left-justified in the space reserved for it.

A program-contour poly record has six special subrecords: the length field (index -6), the reference count field (index -5), the ordinal subrecord (index -4), the tag subrecord (index -3), the instruction-pointer subrecord (index -2), and the environment-pointer subrecord (index -1). The non-special subrecords of a program contour are handled in the same manner as for a vector record.

An execution-contour poly record has six special subrecords: the length field (index -6), the reference count field (index -5), the display management subrecord (index -4), the stack-pointer subrecord (index -3), the antecedent-pointer subrecord (index -2), and the environment-pointer subrecord (index -1). The non-special subrecords of a program contour are handled in the same manner as for a vector record.

A virtual processor poly record has five special subrecords: the reference count field (index -5), the processor-identity register (index -4), the display-pointer register (index -3), the instruction-pointer subrecord (index -2), and the instruction-label register (index -1); the usual length field is absent since the CMA design provides 16 non-special subrecords for all virtual processors. The 16 non-special subrecords of a virtual processor are considered to be the 16 working registers R0, R1, ..., RE, RF, and they are handled in the same manner as for a vector record. A short field in the virtual processor tag serves to register under microcode control the dynamic state of the virtual processor. The processor identity register of a virtual processor contains a read-only pointer to the virtual processor itself; this register is set at the time of allocation of the virtual processor, and constitutes identification of the virtual processor.

The roles of the various special subrecords of poly records are further explained in secs. 2 and 3.

2. Nested Module Computation Static Snapshot Structure

A nested module computation is a time sequence of snapshots. Each snapshot is a self-contained data structure which has a natural decomposition into a program component and an execution component. A self-contained data structure is a data structure all of whose contained (sub)pointers mono record subrecords point (in) to poly records belonging to the data structure. The program component of a snapshot is a self-contained data structure; the execution component of a snapshot is generally not a self-contained data structure, since it usually contains (sub)pointers which point (in) to poly records of the program component. In this report, the program component of a computation is to be regarded as time-invariant, that is, the same in all snapshots of the computation. The execution component, however, evolves rapidly through successive snapshots of the computation. Thus a computation may quite properly be regarded as an execution of its program component, with the course of the execution being recorded in the execution component.

2.0 Static Structure of the Program Component

The program component is a self-contained data structure consisting of two parts: a program skeleton, and additional constant structure which is pointed to from within the program skeleton. The skeletal structure is of central importance for nested module computations and a specialized form and purpose, while the additional constant structure is specific to individual programs and can be quite arbitrary. Hence we describe in this report only the skeletal structure, leaving descriptions of the additional constant structure to considerations of specific programs.

The program skeleton is a forest structure composed of program contours and instruction records. The environment pointers of the program contours and instruction records constitute the links which realize the forest structuring of the program skeleton: each such environment pointer either is null or is a pointer to some program contour in the program skeleton. A record R in the program skeleton, either a program contour or an instruction record, is the root of some tree within the forest structure if and only if R is an instruction record. All non-null environment pointers in the program skeleton point away from tree leaves and toward tree roots. The instruction pointer of a program contour R in the program skeleton is a (sub)pointer which points (in) to some instruction record in the program skeleton whose environment pointer in turn is non-null and points to R. The following statements are consistent with all the above constraints and are presented to suggest the variety of program skeleton structures which can occur in practice; a program contour is never a tree leaf but may be a tree root; an instruction record is always a tree leaf, and may also be a tree root; an
2.1. Static Structure of the Execution Component

The execution environment is a generally non-self-contained data structure consisting of two parts: a dynamically varying execution skeleton, and additional dynamic structure which is is pointed to from within the execution skeleton. The dynamic skeleton is of central importance for nested module computations and has a specialized form and purpose, while the additional dynamic structure is specific to individual computations and can be quite arbitrary. Hence we describe in this report only the skeletal structure, leaving descriptions of additional structure to considerations of specific computations.

The execution skeleton is composed of two interconnected forest structures: the access skeleton and the stack skeleton.

2.1.0 The Access Skeleton

The access skeleton is a forest structure composed of execution contours and virtual processors. Each environment pointer of the execution contours and the environment pointer portions of the instruction labels of the virtual processors constitute the links which realize the forest structuring of the access skeleton: each such environment pointer either null or is a pointer to some execution contour in the access skeleton. A record R of the access skeleton, either an execution contour or a virtual processor, is the root of some tree within the forest structure if and only if the environment pointer of R is null. Each virtual processor in the access skeleton is necessarily a leaf of some tree within the forest structure. All non-null environment pointers in the access skeleton point away from tree leaves and toward tree roots. An execution contour may be a tree leaf in the access skeleton; both execution contours and virtual processors may be tree roots in the access skeleton.

Within each snapshot, the access skeleton is related to the program skeleton as follows. The antecedent pointer of an execution contour in the access skeleton is a pointer which points to some program contour in the program skeleton. Let IP and EP be the instruction pointer and environment pointer portions of the instruction label of some virtual processor in the access skeleton; IP is necessarily a subpointer which points into some instruction record I of the program skeleton. If IP is null, then EP is necessarily a pointer which points to some execution contour EC in the access skeleton, and the antecedent pointer of EC is necessarily a pointer which points to some program contour PC in the program skeleton; the environment pointer of I is necessarily a pointer which points to PC.

2.1.1. The Stack Skeleton

The stack skeleton is a forest structure composed of stack records together with the execution contours and virtual processors comprising the access skeleton. The stack pointers of the stack skeleton records constitute the links which realize the forest structuring of the stack skeleton. A record R in the stack skeleton is the root of some tree within the forest structure if and only if the stack pointer of R is null. A record R in the stack skeleton is a leaf of some tree within the forest structure if and only if R is an execution contour or a virtual processor in the access skeleton. All non-null pointers in the stack skeleton point away from tree leaves and toward tree roots.

A stack record in the stack skeleton which is pointed to by the stack pointer of a virtual processor in the access skeleton is not pointed to by any other pointer in the execution component; the stack record is said to be attached to the virtual processor, and is used by that virtual processor for expression evaluation and for the bookkeeping associated with entries into and exits from program modules.

2.2. Environments

Within a snapshot of a nested module computation, three types of environments are of interest: access environments, program environments, and stack environments. An access environment is an environment within the reduced access skeleton, which is the forest structure comprising just the execution contours of the access skeleton. A program environment is an environment within the reduced program skeleton, which is the forest structure comprising just the program contours of the program skeleton. A stack environment is an environment within the reduced stack skeleton, which is the forest structure comprising just the stack records of the stack skeleton.

In any forest structure F whose links point away from tree leaves and toward tree roots, the concept of environment can be defined as follows. An environment E in F is any possibly empty sequence of elements of F, \( E = <E(1),E(2),\ldots,E(n)> \) with \( n \geq 0 \), which satisfies the following conditions: \( E(n) \) has a null link, and for \( 1 \leq i \leq n \) the link of E(i) points to E(i+1). The forest structure has exactly one empty environment: the empty sequence obtained by taking \( n=0 \). The first element E(1) and the last element E(n) of a non-empty environment
E in F are called the top and bottom elements of E, respectively. Environments within F are considered to be designated by mono records as follows. The mono record null designates the empty environment. If P is a pointer mono record which points to an element R of F, then P designates the environment within F whose top record is R.

2.2.0. Access Environments

Access environment are associated with label mono records and virtual processors as follows. Let L be either an instruction label or a contour label and let EP be the environment pointer of L. If EP is null, then the access environment associated with L is the empty environment. If EP is a pointer which points to an execution contour EC, then the access environment associated with L is the one whose top element is EC. If P is a virtual processor having instruction label L, then the access environment associated with P is the access environment associated with L.

2.2.1. Program Environments

Program environments are associated with label mono records, virtual processors, and access environments as follows. Let L be a contour label and let CP be the contour pointer of L; the program environment associated with L is the one designated by CP. Let L be an instruction label and let EP be the environment pointer of the instruction record (in) to which the instruction pointer of L necessarily points; the program environment associated with L is the one designated by EP. Let P be a virtual processor having instruction label L; the program environment associated with P is the one associated with L. Let E be an access environment. If E is empty, then the program environment associated with E is empty. If E is non-null and if AP is the antecedent pointer of the top execution contour in E, then the program environment associated with E is the one whose top element is the program contour which is necessarily pointed to be AP.

2.2.2. Stack Environments

Stack environments are associated with virtual processors as follows. Let P be a virtual processor and let SP be the stack pointer of P. If SP is null, then the stack environment associated with P is empty. If SP is a pointer which points to a stack record SR, then the stack environment associated with P is the one whose top stack record is SR.

Each virtual processor P in the stack skeleton effectively has associated with it a single conceptual stack CS which can hold arbitrarily many mono records and whose sequence of contained mono records, in top down order, can be modified as follows. Let SE be the stack environment of P. If SE is empty, then the sequence of mono records in CS is empty. But suppose that SE = <SR(1), SR(2), ..., SR(n)>, with n ≥ 1. The sequence of mono records in CS equals the concatenation of the sequence of mono records, in top down order, contained in the successive stack records SR(1), SR(2), ..., SR(n) of SE. While it is convenient to think in terms of the unbounded conceptual stack CS, in practice poly records must be allocated in fixed sizes so that the conceptual stack CS must be implemented as a linked stack of stack records.

2.3. Record Retention and Reference Counts

The contour model incorporates the following principle of poly record retention: a poly record R in the execution component of a computation must be retained - that is, not deallocated - if either R is an awake virtual processor or R is pointed to by (pointer portion of) a (sub)pointer which is a subrecord of some poly record other than R which must itself be retained.

The principle of poly record retention is upheld in CMA by the reference count mechanism. Each act of poly record allocation is performed by microcode on behalf of some awake virtual processor; the microcode allocates the poly record, constructs one pointer to the poly record, delivers the pointer to the virtual processor, and sets the reference count of the poly record to 1 to reflect the one pointer. Thereafter, each construction or destruction of a (sub)pointer whose pointer value points to the poly record is accompanied by an incrementation or decrementation of the reference count of the poly record, performed automatically by microcode. A poly record becomes a candidate for deallocation only when its reference count drops to zero. Three observations are in order. First, maintenance of reference counts requires implicit extra memory accesses. Second, not all deallocations allowed by the principle of retention are necessarily triggered by reference counts dropping to zero: garbage collection is generally also required. Third, memory allocation and deallocation mechanisms are beyond the scope of this report.

3. The Contour Model Assembly Language CMAL

The Contour Model Assembly Language CMA is somewhat unconventional in employing full tagging of both poly records and mono records and in automatically supporting the principle of retention. By contrast, CMA provides a rather conventional stack-oriented macro level programming language, the Contour Model Assembly Language CMAL. The purpose of this section is to detail the CMAL instruction repertoire, giving for many instructions before/after picture pairs to show graphically the net effects of instruction executions. While the
possibilities of underflow and overflow of virtual processor stacks must be checked for in the microcode realizations of many instructions, those possibilities are ignored in this report.

Throughout this section, let \( \Pi \) be the virtual processor executing the instruction specified, let \( I \) be the instruction record containing the instruction, and let \( S \) be the stack record pointed to by the stack pointer \( \Pi.sp \) of \( \Pi \).

### 3.0. The CMA Instruction Cycle

As is usual, the CMA instruction cycle consists of three successive phases: instruction fetch, instruction pointer increment, and instruction execution. The instruction is fetched to an instruction register \( IR \), which is necessarily part of the processing unit housing the virtual processor \( \Pi \) but is not considered part of \( \Pi \) itself since its content need never be saved with \( \Pi \) for later restoration when \( \Pi \) is removed from the processing unit. The bit lengths of individual machine instructions, although unspecified in this report, are intended to vary with the instruction in a manner partially dependent on the expected frequency of occurrence in normal coding; hence the amount by which the instruction pointer is incremented depends on the instruction being fetched. Except for this minor complication, the first two phases are straightforward; hence descriptions are given below for only the execution phases, the first two phases being assumed already completed.

### 3.1. Data Movement Between the Virtual Processor Stack and Registers

The virtual processor \( \Pi \) has 16 working registers, 5 special registers, and the stack \( S \). The 16 working registers are denoted, in hexadecimal notation: \( R_0 = \Pi.0, R_1 = \Pi.1, \ldots, R_{15} = \Pi.F \). The 5 special registers are: \( \Pi.lab = \Pi.-1, \Pi.sp = \Pi.-2, \Pi.dp = \Pi.-3, \Pi.pid = \Pi.-4, \Pi.ref = \Pi.-5 \). The parts of \( \Pi.lab \) which hold the instruction subpointer and the environment pointer are regarded as pseudo registers, are denoted by \( \Pi.ip \) and \( \Pi.ep \), are called the instruction pointer register and environment pointer register of \( \Pi \), and may be accessed by using special instructions. The stack pointer \( \Pi.sp \) points to the stack \( S \), the processor identity pointer \( \Pi.pid \) points to \( \Pi \) itself, the instruction pointer \( \Pi.ip \) points into the instruction record \( I \) immediately beyond the instruction just fetched, and the environment pointer \( \Pi.ep \) designates the current access environment of \( \Pi \). The display pointer \( \Pi.dp \) either is null or is a pointer pointing to a vector poly record \( DV \) called the display vector of \( \Pi \); when present, the display vector \( DV \) contains (sub)pointers pointing (in) to the execution contours in the access environment of \( \Pi \) which \( \Pi \) can utilize through special display instructions to gain access to the subrecords of those execution contours. All movements of mono records within the space composed of the 16 working registers, the 5 special registers, and the stack \( S \) either take place within \( S \) itself or take place between \( S \) and some set of registers; these cases are treated separately below.

#### 3.1.0. Data Movement Within the Virtual Processor Stack

Execution of these instructions affects only mono records near the top of \( S \).

<table>
<thead>
<tr>
<th>00 nop</th>
<th>no-operation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Execution of this instruction has a vacuous effect.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>01 pop</th>
</tr>
</thead>
<tbody>
<tr>
<td>( a )</td>
</tr>
<tr>
<td>( b )</td>
</tr>
<tr>
<td>( b )</td>
</tr>
</tbody>
</table>

**BEFORE**

Execution of this instruction pops the top record from \( S \).

**AFTER**

<table>
<thead>
<tr>
<th>02 dup</th>
</tr>
</thead>
<tbody>
<tr>
<td>( a )</td>
</tr>
<tr>
<td>( a )</td>
</tr>
<tr>
<td>( a )</td>
</tr>
</tbody>
</table>

**BEFORE**

Execution of this instruction duplicates the top record of \( S \).
CONTOUR MODEL ARCHITECTURE and ASSEMBLY LANGUAGE

03 swp

BEFORE

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
</tr>
</thead>
</table>

AFTER

| b | a |

Execution of this instruction interchanges the top two records of S.

04 cab

BEFORE

| a | b | c |

AFTER

| c | a | b |

Execution of this instruction permutes the top three records of S so as to bring the third record to the top of S.

05 bca

BEFORE

| a | b | c |

AFTER

| b | c | a |

Execution of this instruction permutes the top three records of S so as to place the top record below the next two records.

06 psh

BEFORE

| psh; R; | a |

AFTER

| psh; R; | R | a |

This instruction must be followed in I by some mono record R. Execution of this instruction pushes a copy of R onto S and increments N.ip by an amount equal to the byte length of R.

3.1.1. Data Movement Between Working Registers and the Stack

The contents of working registers can be saved to the stack S or be restored from the stack S, either singly or in sets designated by register selectors. When a set of registers selected by a register selector M is saved to the stack, the selector M is pushed on top of the selected register contents to be available for controlling the later restoration of saved register contents to the same selected registers. Provision is also made for one virtual processor to cause the saving of a selected set of another virtual processor’s working registers.

00 sav Rn

BEFORE

| Rn |

a

b

AFTER

| Rn |

a

b

Execution of the n-th one of these instructions, 0<n<16, pushes onto S a copy of the content of register Rn.
### 01 res Rn

<table>
<thead>
<tr>
<th>Rn</th>
<th>Rn</th>
</tr>
</thead>
<tbody>
<tr>
<td>a</td>
<td>a</td>
</tr>
<tr>
<td>b</td>
<td>b</td>
</tr>
<tr>
<td>c</td>
<td>c</td>
</tr>
</tbody>
</table>

**BEFORE**

**AFTER**

Execution of the n-th one of these instructions, 0 ≤ n < 16, places into register Rn a copy of the top record of S and pops that top record from S.

### 02 xch Rn

<table>
<thead>
<tr>
<th>Rn</th>
<th>Rn</th>
</tr>
</thead>
<tbody>
<tr>
<td>a</td>
<td>a</td>
</tr>
<tr>
<td>b</td>
<td>b</td>
</tr>
</tbody>
</table>

**BEFORE**

**AFTER**

Execution of the n-th one of these instructions, 0 ≤ n < 16, exchanges the contents of register Rn and the top record of S.

### 03 sav

The top record of S must be a register selector M. Execution of this instruction comprises: first, M is popped from S to a micro register; second, for 16 > i ≥ 0 if M. i = 1 then save Ri is effected; third, M is pushed back onto S.

### 04 res

The top record of S must be a register selector M. Execution of this instruction comprises: first, M is popped from S to a micro register; second, for 0 ≤ i < 16 if M. i = 1 then res Ri is effected. M is discarded rather than replaced onto S.

### 05 tele save

The top record of S must be a pointer P pointing to a virtual processor \( \Pi' \) which is asleep and which has a stack record S'; the second record of S must be a register selector M. Execution of this instruction comprises: first, P is popped from S to a micro register to give \( \Pi' \) access to S'; second, a copy of \( \Pi'.sp \) is placed into a micro register to give \( \Pi' \) access to S'; third, M is popped from S to a micro register; fourth, for 16 > i ≥ 0 if M. i = 1 then a copy of the contents of the register \( \Pi'.i \) of \( \Pi' \) is pushed onto S'; fifth, M is pushed onto S'. The pointer P is discarded.

### TOPOLOGY MODEL

![TOPOLOGY MODEL](image-url)
A specific example of the execution of this instruction is illustrated above, with the 16-bit value of the register selector expressed as four hexadecimal digits.

**06 clr Rn**
Execution of the n-th one of these instructions, 0≤n<16, places null into Rn.

**07 clr**
The top record of S must be a register selector M. Execution of this instruction comprises; first, M is popped from S to a micro register; second, for 16>i≥0 if M.i=1 then null is placed into register Ri. M is discarded.

A specific example of the execution of this instruction is illustrated above, with the 16-bit value of the register selector M expressed as four hexadecimal digits.

### 3.1.2. Data Movement Between Special Registers and the Stack

The contents of certain special registers and pseudo registers can individually be saved to the stack S or restored from the stack S.

**00 xch sp**
exchange stack pointer

The top record of S must be a pointer P which points to a stack record S' whose reference count is 1. Execution of this instruction: copies the stack pointer M.sp to the stack pointer subrecord S'.sp, and pops P from S to the stack pointer register M.sp.

**01 rev sp**
revert stack pointer

The stack pointer subrecord S.sp must be a pointer P which points to a stack record S' whose reference count is 1. Execution of this instruction copies the stack pointer subrecord S.sp to the stack pointer register M.sp.

**02 xch dp**
exchange display pointer

The top record of S must be a pointer P which points to a vector record DV whose reference count is 1. Execution of this instruction: pops P from S to a microregister, pushes a copy of the content of the display pointer register M.dp onto S, and places the pointer P into the display pointer register M.dp.
CONTOUR MODEL ARCHITECTURE and ASSEMBLY LANGUAGE

03 res dp

\[ \text{B.E.F.} \]
\[ \Pi \text{.dp} \leftarrow \text{ptr} \]
\[ \text{D.V} \leftarrow a \]

\[ \text{A.F.T.} \]
\[ \Pi \text{.dp} \leftarrow \text{ptr} \]
\[ \text{D.V} \leftarrow a \]

The top record of S must be a pointer P which points to a vector record DV whose reference count is 1. Execution of this instruction: pops the pointer P from S to the display pointer register \( \Pi \text{.dp} \).

04 sav pid

\[ \text{B.E.F.} \]
\[ \Pi \text{.dp} \rightarrow \text{sp} \]
\[ \Pi \leftarrow \text{ptr} \]
\[ \text{lab} \]

\[ \text{A.F.T.} \]
\[ \Pi \text{.dp} \rightarrow \text{sp} \]
\[ \Pi \leftarrow \text{ptr} \]
\[ \text{lab} \]

Execution of this instruction pushes onto S a copy of the content of the processor identity register \( \Pi \text{.pid} \), namely a pointer to \( \Pi \) itself.

05 xch ip

\[ \text{B.E.F.} \]
\[ \Pi \text{.dp} \rightarrow \text{sp} \]
\[ \Pi \leftarrow \text{subptr} \]
\[ \downarrow \downarrow \downarrow \]
\[ \Pi \text{.ip} \rightarrow \text{ip} \text{.sp} \]
\[ \downarrow \downarrow \downarrow \]
\[ a: b: \]

\[ \text{A.F.T.} \]
\[ \Pi \text{.dp} \rightarrow \text{sp} \]
\[ \Pi \leftarrow \text{subptr} \]
\[ \downarrow \downarrow \downarrow \]
\[ \Pi \text{.ip} \rightarrow \text{ip} \text{.sp} \]
\[ \downarrow \downarrow \downarrow \]
\[ a: b: \]

The top record of S must be a subpointer P which points to an instruction within the current instruction record I; the instruction subpointer \( \Pi \text{.ip} \), already incremented, also points to an instruction within I. Execution of this instruction exchanges the two subpointers P and \( \Pi \text{.ip} \).

06 res ip

\[ \text{B.E.F.} \]
\[ \Pi \text{.dp} \rightarrow \text{sp} \]
\[ \Pi \leftarrow \text{subptr} \]
\[ \downarrow \downarrow \downarrow \]
\[ \Pi \text{.ip} \rightarrow \text{ip} \text{.sp} \]
\[ \downarrow \downarrow \downarrow \]
\[ a: c: \]

\[ \text{A.F.T.} \]
\[ \Pi \text{.dp} \rightarrow \text{sp} \]
\[ \Pi \leftarrow \text{subptr} \]
\[ \downarrow \downarrow \downarrow \]
\[ \Pi \text{.ip} \rightarrow \text{ip} \text{.sp} \]
\[ \downarrow \downarrow \downarrow \]
\[ a: c: \]

The top record of S must be a subpointer P which points to an instruction within the current instruction record I. Execution of this instruction pops the subpointer P from S to the instruction pointer register \( \Pi \text{.ip} \).

07 sav ep

\[ \text{B.E.F.} \]
\[ \Pi \text{.dp} \rightarrow \text{sp} \]
\[ \Pi \leftarrow \text{subptr} \]
\[ \downarrow \downarrow \downarrow \]
\[ \Pi \text{.ip} \rightarrow \text{ip} \text{.sp} \]
\[ \downarrow \downarrow \downarrow \]
\[ a \]

\[ \text{A.F.T.} \]
\[ \Pi \text{.dp} \rightarrow \text{sp} \]
\[ \Pi \leftarrow \text{subptr} \]
\[ \downarrow \downarrow \downarrow \]
\[ \Pi \text{.ip} \rightarrow \text{ip} \text{.sp} \]
\[ \downarrow \downarrow \downarrow \]
\[ a \]

The top record of S must be a subpointer P which points to an instruction within the current instruction record I. Execution of this instruction pops the subpointer P from S to the instruction pointer register \( \Pi \text{.ip} \).
3.2. Scaler Data Manipulation Instructions

We describe in this section some of the instructions which produce a single output scaler mono record from zero or more input mono records, both the input and output mono records being located at the top of the stack S. In executing one of these instructions on behalf of \( \Pi \), the microcoded processing unit takes the following steps: first, an instruction-dependent number (the \textit{degree} of the instruction) of input mono records are popped from S and placed into microregisters; second, a single output scaler mono record is produced from the input records and placed into a microregister; third, the output record is pushed onto the stack S. Normal execution of one of these instructions results in an output record having a tag specific to the instruction, and may require conditions on at least the tags if not the values of the input records as well. For simplicity in this report, we shall assume that all abnormal executions of these instructions result in the production of null as the output record. In the following subsections we specify the normal execution of each instruction by giving the normal tag for the output record, the degree of the instruction, any conditions required of input records, and a recipe for construction of the value, \( \text{val} U \), of the output record \( U \) from the input records \( T \) (the top of stack record) and \( N \) (the next to top of stack record). The normal tag for the output record and the degree of the instruction are generally incorporated into the subsection headings.

3.2.0. Null Producing Instructions

3.2.0.0. Degree 0 Null Producing Instructions

\[
\text{00 mak null}
\]

This instruction is equivalent to the combination "\text{psh; null}".

3.2.1. Tag Producing Instructions

3.2.1.0. Degree 0 Tag Producing Instructions

\[
\text{00 mak tag mmm}
\]

\[\text{mmm} \in \langle \text{type mono}\rangle\]

\[
\begin{array}{ccc}
\text{BEFORE} & \text{AFTER} \\
\text{tag mmm} & \\
\end{array}
\]

Execution of one of these instructions pushes onto \( S \) an output record \( U \) whose tag is "tag" and whose value is the mono tag "\text{mmm}".

\[
\text{01 mak tag vp}
\]

\[
\begin{array}{ccc}
\text{BEFORE} & \text{AFTER} \\
\text{tag vp new} & \\
\end{array}
\]

Execution of one of these instructions pushes onto \( S \) an output record \( U \) whose tag is "tag" and whose value is the poly tag "\text{vp}" with the state bits set to "new".

\[
\text{02 imm mak tag ppp}
\]

\[\text{vp} \times \text{ppp} \in \langle \text{type poly}\rangle\]

\[
\begin{array}{ccc}
\text{BEFORE} & \text{AFTER} \\
\text{imm mak tag ppp; int len; } & \text{imm mak tag ppp; int len;} \\
\Pi \cdot \text{ip} & \Pi \cdot \text{ip} \\
\text{tag ppp int len} & \\
\end{array}
\]

This instruction must be followed in \( I \) by an integer mono record having a non-negative value "\text{len}". Execution of this instruction pushes onto \( S \) an output record \( U \) whose tag is "tag" and whose value is the poly tag "\text{ppp int len}".
3.2.1.1. Degree 1 Tag Producing Instructions

00 mak tag ppp

\[
\text{tag ppp int len}
\]

\[
\text{BEFORE}
\]

The top record T of S must be an integer mono record having a non-negative value "len". Execution of this instruction pops T from S and pushes onto S an output record U whose tag is "tag" and whose value is the poly tag "ppp int len".

01 tak tag

\[
\text{tag mmm}
\]

\[
\text{BEFORE}
\]

The top record T of S may be an arbitrary mono record. Execution of this instruction pops T from S and pushes onto S an output mono record U whose tag is "tag" and whose value is the tag "mmm" of T.

02 ind tak tag

\[
\text{(sub)ptr} \rightarrow R
\]

\[
\text{tag rrr} \quad R
\]

\[
\text{BEFORE}
\]

The top record T of S must be either a pointer to a poly record R or a subpointer to mono subrecord (not a byte subrecord) R of some poly record. In either case, execution of this instruction pops T from S and pushes onto S an output record U whose tag is "tag" and whose value is the tag "rrr" of the mono or poly record R.

3.2.2. Logical Producing Instructions

3.2.2.0. Degree 0 Logical Producing Instructions

00 mak false

This instruction is equivalent to the combination "psh; log f".

01 mak true

This instruction is equivalent to the combination "psh; log t".

3.2.2.1. Degree 1 Logical Producing Instructions

00 not

T must be a logical mono record; val U = not (val T).

3.2.2.2. Degree 2 Logical Producing Instructions

00 xxx

Both N and T must be logical mono records; val U = (val N) xxx (val T).

\[
\text{xxx} \in \{\text{and}, \text{or}, \text{xor}, \text{nand}, \text{nor}, \ldots\}
\]

3.2.2.2.0. Degree 2 Arithmetic Relational Instructions

For each of these instructions both N and T must be integer mono records, while the normal output record is a logical mono record.

00 gt

If (val N) > (val T) then U = log t; otherwise, U = log f.

greater than
3.2.2.2.1. Degree 2 General Relational Instructions

00 eq
If (val N) = (val T) then U = log t; otherwise, U = log f.

01 ne
If (val N) ≠ (val T) then U = log f; otherwise, U = log t.

02 le
If (val N) ≥ (val T) then U = log t; otherwise, U = log f.

03 lt
If (val N) < (val T) then U = log t; otherwise, U = log f.

04 eq
If (val N) = (val T) then U = log t; otherwise, U = log f.

05 ne
If (val N) ≠ (val T) then U = log f; otherwise, U = log t.

3.2.3. Register Selector Producing Instructions

3.2.3.0. Degree 0 Register Selector Producing Instructions

00 mask none
This instruction is equivalent to the combination "psh; msk 0000".

01 mask all
This instruction is equivalent to the combination "psh; msk FFFF".

3.2.3.1. Degree 1 Register Selector Producing Instructions

00 not
T must be a register selector; val U = not (val T) (the 1's complement).

3.2.3.2. Degree 2 Register Selector Producing Instructions

00 xxx
N and T must both be register selectors; val U = (val N) xxx (val T) (each bit).
3.2.4 Integer Producing Instructions

3.2.4.0 Degree 0 Integer Producing Instructions

00 mak zero
This instruction is equivalent to the combination “psh; int 0”.

01 mak one
This instruction is equivalent to the combination “psh; int 1”.

02 tak stk len
The output record U is a copy of the integer length subrecord of the tag of S.

03 tak stk tos
Execution of this instruction pushes onto S an output record U which is a copy of the top of stack index of S as it was prior to the push.

3.2.4.1 Degree 1 Integer Producing Instructions

00 not
T must be an integer mono record; val U = not (val T) (the 1's complement).

01 neg
T must be an integer mono record; val U = - (val T).

02 abs
T must be an integer mono record; val U = abs (val T).

03 tak len
T must be a pointer mono record pointing to some poly record R. The output record U is a copy of the integer length subrecord of the tag of R unless R is a virtual processor, in which case the output record U is the integer mono record “int 16”.

04 tak ref
T must be a pointer mono record pointing to some poly record R. The output record U is a copy of the integer reference count subrecord of R.

05 tak tos
T must be a pointer mono record pointing to some stack record R different from S. The output record U is a copy of the integer top of stack subrecord of R.

06 tele tak stk len
T must be a pointer mono record pointing to some virtual processor P' which is different from P and has a stack record S'. The output record U is a copy of the integer length subrecord of the tag of S'.

07 tele tak stk tos
T must be a pointer mono record pointing to some virtual processor P' which is different from P and has a stack record S'. The output record U is a copy of the integer top of stack subrecord of the tag of S'.

3.2.4.2 Degree 2 Integer Producing Instructions

For all of these instructions, both N and T must be integer mono records.

00 xxx
The values of N and T are treated as bits strings; val U = (val N) xxx (val T) (each bit).

01 add
val U = (val N) + (val T).

02 sub
val U = (val N) - (val T).

03 sub
val U = (val N) - (val T).
03 mpy
val U = (val N) x (val T).

04 intdiv
integer divide

This instruction is non-standard in that its normal execution produces two output records rather than just one. The value of T must be non-zero. Execution of this instruction pops both T and N from S to microregisters, pushes onto S a quotient integer mono record Q, and then pushes onto S a remainder integer record R. The values of Q and R are uniquely determined by the following two conditions: \( 0 \leq (\text{val} R) < (\text{abs} (\text{val} T)) \) and val N = ((val T) x (val Q)) + (val R).

05 quot
integer division quotient

The value of T must be non-zero. This instruction is equivalent to the combination "intdiv; pop", and is a standard instruction producing only one output record.

05 rem
integer division remainder

The value of T must be non-zero. This instruction is equivalent to the combination "intdiv; swp; pop", and is a standard instruction producing only one output record.

3.3. Record Allocation

Only poly records can be allocated; mono records occur only as subrecords of poly records. Existing poly records can be duplicated and new poly records can be freshly allocated. All poly record allocations produce records in the execution-component. New poly records are initialized during allocation according to their types as follows. The state of a newly allocated virtual processor is new. The length of all virtual processors is 16, and hence the tag of a virtual processor does not incorporate a length subrecord. The length of a poly record which is not a virtual processor must be supplied as an operand for the allocate instruction, is incorporated into the tag of the poly record, and does not change during the lifetime of the poly record. Allocation of a poly record produces exactly one pointer to that poly record, and sets the reference count of the poly record to 1 to reflect the existence of this one pointer. Each character of a new text record is set to null. The sp and all code bytes of a new instruction record are set to null. The sp and all value bytes of a new stack record are set to null; the tos subrecord is set equal to the length subrecord to register-the emptiness of the new stack record. All non-special subrecords of a new vector record are set to null. The ord, tag, ip, ep, and all non-special subrecords of a new program contour are set to null. The dp, sp, lab, and all 16 non-special subrecords of a new execution contour are set to null. The pid subrecord of a new virtual processor is set to be a pointer to the new virtual processor; this subrecord of the virtual processor—does not change during the lifetime of the virtual processor and is never reflected in the reference count of the virtual processor. The dp, sp, lab, and all 16 working registers of a new virtual processor are set to null. The state of a virtual processor can be awake or asleep only if the label register of the virtual processor contains an instruction label.

00 get stk
get a new stack record

This instruction must be followed in I by an integer mono record N = int n whose value part n is non-negative. The purpose of this instruction is to permit \( \Pi \) to acquire an empty new stack record \( S' \) whose length is the program constant n, regardless of whether or not \( \Pi \) already has a stack. Execution of this instruction fetches a copy of N from I using the instruction pointer \( \Pi . i p \), increments \( \Pi . i p \) by an amount equal to the byte length of N, allocates a new stack record \( S' \) whose length subrecord is a copy of N, and places a pointer to \( S' \) into
the stack pointer register \( \Pi.sp \).

\[ 01 \ xch \ stk \]

\[ \Pi \]

\[ \begin{array}{c}
  \text{dp} \\
  \text{sp} \\
  \text{i.e}p \\
\end{array} \rightarrow \begin{array}{c}
  \text{S} \\
\end{array} \]

\[ \begin{array}{c}
  \text{i.e}p \\
\end{array} \rightarrow \begin{array}{c}
  \text{xch \ stk; \ int \ n} \\
\end{array} \]

\[ \text{BEFORE} \]

This instruction must be followed in \( I \) by an integer mono record \( N = \text{int} \ n \) whose value part \( n \) is non-negative. The purpose of this instruction is to permit \( \Pi \), upon entry into a new program module, to exchange to a new empty stack record \( S' \) whose length is the program constant \( n \), and which is automatically linked! to the previous stack record \( S \) to permit later stack reversion back to \( S \) upon module exit. Execution of this instruction fetches a copy of \( N \) from \( I \) using the instruction pointer \( \Pi.ip \), increments \( \Pi.ip \) by an amount equal to the byte length of \( N \), allocates a new stack record \( S' \) whose length subrecord is a copy of \( N \), places a copy of \( \Pi'.sp \) into the stack pointer subrecord \( S'.sp \) of \( S' \), and places a pointer to \( S' \) into the stack pointer register \( \Pi.sp \).

\[ \text{AFTER} \]

\[ \Pi \]

\[ \begin{array}{c}
  \text{dp} \\
  \text{sp} \\
  \text{i.e}p \\
\end{array} \rightarrow \begin{array}{c}
  \text{S'} \\
\end{array} \]

\[ \begin{array}{c}
  \text{i.e}p \\
\end{array} \rightarrow \begin{array}{c}
  \text{xch \ stk; \ int \ n} \\
\end{array} \]

\[ \text{BEFORE} \]

\[ \Pi \]

\[ \begin{array}{c}
  \text{dp} \\
  \text{sp} \\
  \text{i.e}p \\
\end{array} \rightarrow \begin{array}{c}
  \text{a} \\
\end{array} \]

\[ \text{sav \ stk; \ msk \ mmmm} \]

\[ \text{EC} \]

\[ \text{sp} \]

\[ \text{BEFORE} \]

This instruction must be followed in \( I \) by a selector \( M = \text{msk} \ mmmm \); the environment pointer \( \Pi.ep \) of \( \Pi \) must be a pointer pointing to some execution contour \( EC \). The purpose of this instruction is to permit \( \Pi \), upon entry into a contour module \( PC \), to preserve via the stack pointer subrecord \( EC.sp \) for possible later use by a leap instruction an exact duplicate of \( S' \) of its stack record \( S \) together with copies of registers specified to be fixed during execution of \( PC \). Execution of this instruction fetches a copy of \( M \) from \( I \) using the instruction pointer \( \Pi.ip \), increments \( \Pi.ip \) by an amount equal to the byte length of \( M \), allocates an exact duplicate \( S' \) of \( S \), places a pointer to \( S' \) into \( EC.sp \) via the environment pointer \( \Pi.ep \), performs relative to \( S' \) the register saving actions of \( \text{sav} \), and pushes a copy of \( M \) onto \( S' \).

\[ \text{AFTER} \]

\[ \Pi \]

\[ \begin{array}{c}
  \text{dp} \\
  \text{sp} \\
  \text{i.e}p \\
\end{array} \rightarrow \begin{array}{c}
  \text{a} \\
\end{array} \]

\[ \text{sav \ stk; \ msk \ mmmm} \]

\[ \text{EC} \]

\[ \text{sp} \]

\[ \text{ALLOCATE COPY OF POLY RECORD} \]

\[ 03 \ alocopy \]

\[ \begin{array}{c}
  \text{ptr} \\
\end{array} \rightarrow \begin{array}{c}
  \text{Q} \]

\[ \begin{array}{c}
  \text{ppp} \\
  \text{.........} \\
\end{array} \]

\[ \begin{array}{c}
  \text{ptr} \\
\end{array} \rightarrow \begin{array}{c}
  \text{R} \]

\[ \begin{array}{c}
  \text{ppp} \\
  \text{.........} \\
\end{array} \]

\[ \text{BEFORE} \]

The top record \( T \) of \( S \) must be a pointer to some poly record \( Q \). Execution of this instruction pops \( T \) from \( S \) to a microregister, allocates a poly record \( R \) which is an exact copy of the record \( Q \) with the two exceptions noted below, and pushes onto \( S \) a pointer to the duplicate record \( R \). Exceptions: (1) the reference count of \( R \) is set to 1; (2) if \( Q \) is a virtual processor, then the state of \( R \) is set to new, \( R.pid \) is set to point to \( R \) rather than to \( Q \), and both \( R.dp \) and \( R.sp \) are set to null.

\[ \text{AFTER} \]
84 aloc vp
allocate virtual processor
Execution of this instruction allocates a virtual processor record Π', sets the state of Π' to new, sets the reference count of Π' to 1, sets Π'.pid to point to Π', sets all other registers of Π' to null, and pushes onto S a pointer to Π'.

85 imm aloc ppp
immediate allocate poly record, vp + ppp ∈ <type poly>

<table>
<thead>
<tr>
<th>imm aloc ppp; int n</th>
<th>→ R</th>
</tr>
</thead>
</table>
| Π.ip

BEFORE
This instruction must be followed in Π by an integer mono record N = int n whose value part n is non-negative. Execution of this instruction fetches a copy of N from Π using the instruction pointer Π.ip, increments Π.ip by an amount equal to the byte length of N, allocates and properly initializes a new poly record R of type ppp whose length subrecord is a copy of N, and pushes onto S a pointer to the record R.

86 aloc ppp
allocate poly record, vp + ppp ∈ <type poly>

<table>
<thead>
<tr>
<th>int n</th>
<th>→ R</th>
</tr>
</thead>
</table>
| Π.ip

BEFORE
The top record T of S must be an integer mono record T = int n whose value part n is non-negative. Execution of this instruction pops T from S to a micro register, allocates and properly initializes a new poly record R of type ppp whose length subrecord is a copy of T, and pushes onto S a pointer to the record R.

87 aloc
allocate poly record

<table>
<thead>
<tr>
<th>tag ppp ..........</th>
<th>→ R</th>
</tr>
</thead>
</table>
| Π.ip

BEFORE
The top record T of S must be a tag record whose value part is a poly record tag P; if P is a virtual processor tag then the state of P is new. Execution of this instruction pops T from S to a micro register, allocates and properly initializes a new poly record R whose tag is a copy of the tag P, and pushes onto S a pointer to the record R.

3.4. Pointer and Subpointer Operations: Selection and Index Modification
The instructions presented in this section capture most of the many address modification mechanisms found in contemporary architectures. Automatic indirection is purposely not incorporated into the memory reference instructions of CMAL; instead, intended access paths must be explicitly coded as CMAL instruction sequences.

The following types of operations involving pointers and subpointers can be performed using the instructions described in this section. A break-subpointer instruction breaks apart a subpointer into its two constituent parts: a pointer and an integer index. Six two-argument select instructions construct a subpointer from a pointer and an integer index. Six three-argument modify-then-select instructions construct a subpointer from a pointer and a register-resident integer index after applying an integer modification to the index, while six three-argument select-then-modify instructions construct a subpointer from a pointer and a register-resident integer index before applying an integer modification to the index. Three two-argument modify-then-select instructions save a copy of a register-resident subpointer to the stack S after applying an integer modification to the index portion of the subpointer, while three two-argument select-then-modify instructions save a copy of a register-resident subpointer to the stack S before applying an integer modification to the index portion of the subpointer. Finally, six two-argument modify instructions simply apply an integer modification to the index portion of a subpointer which may be in a register or on the stack S.
3.4.0. The Break-Subpointer Instruction

```
00 brk subptr
```

The top record T of S must be a subpointer, the two constituent parts of whose value are: the value part OR of a pointer P = ptr OR which points to some poly record R, and the value part x of an integer mono record X = int x; the subpointer T thus points to the x-th subrecord of R. Execution of this instruction pops T from S to a microregister, constructs from T and pushes onto S the pointer mono record P, and then constructs from T and pushes onto S the integer mono record X.

3.4.1. The Two-Argument Pointer Selection Instructions

Each of the six select instructions requires two input mono records: first, a pointer P = ptr OR to some poly record R; second, an integer index X = int x. The pointer P may be on the stack S or may be in some working register Ri, 0<i<16. The index X may be an immediate operand in the instruction, may be an the stack S, or may be in some working register Rj, 0<j<16. Inputs which are on the stack S are denoted in the instruction by "*"; stack inputs are popped from the stack prior to formation of the output mono record. If X is an immediate operand then only its value x occurs within the instruction, coded as a short 2's-complement field. Each select instruction pushes onto the stack S as its single output mono record the subpointer Q = subptr OR x which points to the x-th subrecord of the poly record R.

```
00 sel *,x
```

P on stack, X immediate

```
01 sel *,*
```

P on stack, X on stack

The pointer P must be below the index X, as shown; compare "brk subptr", 3.4.0.00.

```
02 sel *,Rj
```

P on stack, X in Rj, 0<j<16
3.4.2. The Three-Argument Pointer Selection and Index Modification Instructions

Each of the six three-argument modsel (modify-index-then-select-pointer) instructions and each of the six three-argument selmod (select-pointer-then-modify-index) instructions requires three input mono records: first, a pointer \( P = \text{ptr OR} \) to some poly record \( R \); second, a register-resident integer index \( X = \text{int x} \); third, an integer index modifier \( M = \text{int m} \). The pointer \( P \) may be on the stack \( S \) or may be in some working register \( R_i, 0 \leq i < 16 \). The integer index modifier \( M \) may be an immediate operand within the instruction, may be on the stack \( S \), or may be in some working register \( R_k, 0 \leq k < 16 \). Inputs which are on the stack \( S \) are denoted in the instruction by "*"; stack inputs are popped from the stack prior to formation of the output mono record. If \( M \) is an immediate operand then only its value \( m \) occurs within the instruction, coded as a short 2's complement field. Each modsel instruction first forms within the register \( R_j \) the modified index \( Y = \text{int y} \), in which \( y = x + m \), and then pushes onto the stack \( S \) as its single output mono record the subpointer \( Q = \text{subptr OR} \) which points to the \( y \)-th subrecord of the poly record \( R \). Each selmod instruction first pushes onto the stack \( S \) as its single output mono record the subpointer \( Q = \text{subptr OR} \) \( x \) which points to the \( x \)-th subrecord of the poly record \( R \), and then forms within the register \( R_j \) the modified index \( Y = \text{int y} \), in which \( y = x + m \).
00 modsel *,Rj,m

BEFORE

AFTER

01 selmod *,Rj,m

BEFORE

AFTER

02 modsel *,Rj,*

BEFORE

AFTER

03 selmod *,Rj,*

BEFORE

AFTER

04 modsel *,Rj,Rk

BEFORE

AFTER
05 selmod *,Rj,Rk

P on stack, M in Rk, 0 ≤ k < 16

BEFORE

06 modsel Ri,Rj,m

P in Ri, 0 ≤ i < 16, M immediate

BEFORE

07 selmod Ri,Rj,m

P in Ri, 0 ≤ i < 16, M immediate

BEFORE

08 modsel Ri,Rj,*

P in Ri, 0 ≤ i < 16, M on stack

BEFORE

09 selmod Ri,Rj,*

P in Ri, 0 ≤ i < 16, M on stack

BEFORE
3.4.3. The Two-Argument Subpointer Index Modification and Selection Instructions

Each of the three two-argument modsel (modify-subpointer-index-then-select) instructions and each of the three two-argument selmod (select-then-modify-subpointer-index) instructions requires two input mono records: first, a register-resident subpointer $P = \text{subptr OR } x$ which points to the $x$-th subrecord of some poly record $R$; second, an integer index modifier $M = \text{int } m$. The subpointer $P$ must be in some working register $R_i$, $0<i<16$. The integer index modifier $M$ may be an immediate operand in the instruction, may be on the stack $S$, or may be in some working register $R_j$, $0<j<16$. An input which is on the stack $S$ is denoted in the instruction by "*"; a stack input is popped from the stack prior to formation of the output mono record. If $M$ is an immediate operand then only its value $m$ occurs within the instruction, coded as a short 2's complement field. ch modsel instruction forms within the register $R_i$ the modified subpointer $Q = \text{subptr OR } y$, in which $y = x+m$ and which points to the $y$-th subrecord of the poly record $R$, and then pushes onto the stack $S$ as its single output mono record a copy of the subpointer $Q$. Each selmod instruction first pushes onto the stack $S$ as its single output mono record a copy of the subpointer $P$, and then forms within the register $R_i$ the modified subpointer $Q = \text{subptr OR } y$, in which $y = x+m$ and which points to the $y$-th subrecord of the poly record $R$. 

00 modsel Ri,m

<table>
<thead>
<tr>
<th>BEFORE</th>
<th>AFTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>$P$ in $R_i$, $M$ in $R_k$, $0&lt;i,k&lt;16$</td>
<td>$P$ in $R_i$, $M$ in $R_k$, $0&lt;i,k&lt;16$</td>
</tr>
<tr>
<td>$M[\text{int } m]$</td>
<td>$M[\text{int } m]$</td>
</tr>
<tr>
<td>$R_j[\text{int } x]$</td>
<td>$R_j[\text{int } x+m]$</td>
</tr>
<tr>
<td>$R_i[\text{int } x]$</td>
<td>$R_i[\text{int } x+m]$</td>
</tr>
<tr>
<td>$R$</td>
<td>$R$</td>
</tr>
<tr>
<td>$\text{subptr}$</td>
<td>$\text{subptr}$</td>
</tr>
<tr>
<td>$\Rightarrow$ $R_i[\text{int } x]$</td>
<td>$\Rightarrow$ $R_i[\text{int } x+m]$</td>
</tr>
<tr>
<td>$\Rightarrow$ $(x+m)$-th subrecord</td>
<td>$\Rightarrow$ $(x+m)$-th subrecord</td>
</tr>
<tr>
<td>$\Rightarrow$ x-th subrecord</td>
<td>$\Rightarrow$ x-th subrecord</td>
</tr>
</tbody>
</table>

00 modsel Ri,m

<table>
<thead>
<tr>
<th>BEFORE</th>
<th>AFTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>$P$ in $R_i$, $M$ in $R_k$, $0&lt;i,k&lt;16$</td>
<td>$P$ in $R_i$, $M$ in $R_k$, $0&lt;i,k&lt;16$</td>
</tr>
<tr>
<td>$M[\text{int } m]$</td>
<td>$M[\text{int } m]$</td>
</tr>
<tr>
<td>$R_j[\text{int } x]$</td>
<td>$R_j[\text{int } x+m]$</td>
</tr>
<tr>
<td>$R_i[\text{int } x]$</td>
<td>$R_i[\text{int } x+m]$</td>
</tr>
<tr>
<td>$R$</td>
<td>$R$</td>
</tr>
<tr>
<td>$\text{subptr}$</td>
<td>$\text{subptr}$</td>
</tr>
<tr>
<td>$\Rightarrow$ $R_i[\text{int } x]$</td>
<td>$\Rightarrow$ $R_i[\text{int } x+m]$</td>
</tr>
<tr>
<td>$\Rightarrow$ $(x+m)$-th subrecord</td>
<td>$\Rightarrow$ $(x+m)$-th subrecord</td>
</tr>
<tr>
<td>$\Rightarrow$ x-th subrecord</td>
<td>$\Rightarrow$ x-th subrecord</td>
</tr>
</tbody>
</table>

M immediate
01 selmod Ri,m

BEFORE

\[ \text{x-th sub}
\]
\[ (x+m)-\text{th subrecord} \]

AFTER

\[ \text{x-th sub}
\]
\[ (x+m)-\text{th subrecord} \]

02 modsel Ri,*

BEFORE

\[ \text{x-th sub}
\]
\[ (x+m)-\text{th subrecord} \]

AFTER

\[ \text{x-th sub}
\]
\[ (x+m)-\text{th subrecord} \]

03 selmod Ri,*

BEFORE

\[ \text{x-th sub}
\]
\[ (x+m)-\text{th subrecord} \]

AFTER

\[ \text{x-th sub}
\]
\[ (x+m)-\text{th subrecord} \]

04 modsel Ri,Rj

BEFORE

\[ \text{x-th sub}
\]
\[ (x+m)-\text{th subrecord} \]

AFTER

\[ \text{x-th sub}
\]
\[ (x+m)-\text{th subrecord} \]
3.4.4. The Two-Argument Subpointer Index Modification Instructions

Each of the six two-argument modsub (modify-subpointer-index) instructions requires two input mono records: first, a subpointer $P = \text{subptr} \Theta R x$ which points to the $x$-th subrecord of some poly record $R$; second, an integer index modifier $M = \text{int m}$. The subpointer $P$ may be on the stack $S$ or may be in some working register $R_i, 0 < i < 16$. The integer index modifier $M$ may be an immediate operand within the instruction, may be on the stack $S$, or may be in some working register $R_j, 0 < j < 16$. An input which is on the stack $S$ is denoted in the instruction by "*"; stack inputs are popped from the stack prior to formation of the output mono record. If $M$ is an immediate operand then only its value $m$ occurs within the instruction, coded as a short 2's complement field. Each modsub instruction forms as its single output mono record the subpointer $Q = \text{subptr} \Theta R y$, in which $y = x + m$ and which points to the $y$-th subrecord of the poly record $R$. If $P$ had been on the stack $S$ then the output record $Q$ is pushed onto $S$. If $P$ had been in some working register $R_i$ then the output record $Q$ is placed into $R_i$.  

00 modsub * , m  
P on stack, $M$ immediate

01 modsub * , *  
P on stack, $M$ on stack
3.5. Display Related Instructions

In this section we assume that the virtual processor $\Pi$ has a display vector $DV$; that is, the display pointer register $\Pi.dp$ contains a pointer $P = \text{ptr @DV}$ pointing to the vector poly record $DV$. It is convenient to have specialized instructions both to maintain the display vector and to provide $\Pi$ direct efficient use of the display vector in realizing access via identifiers. We describe below both: one-argument display instructions for fetching from and storing into the display vector $DV$, and two-argument display instructions which produce subpointers pointing into execution contours pointed to by subrecords of the display vector $DV$. 
3.5.0. Display Vector Fetch Instructions

Each of the three one-argument fet dsp (fetch-from-display-vector) instructions requires one input mono record: an integer index \( X = \text{int} \times \). The integer index \( X \) may be an immediate operand in the instruction, may be on the stack \( S \), or may be in some working register \( R_i, 0 \leq i < 16 \). An input which is on the stack \( S \) is denoted in the instruction by "\( x \)"; a stack input is popped from the stack prior to formation of the output mono record. If \( X \) is an immediate operand then only its value \( x \) occurs within the instruction, coded as a short 2's complement field. Each fet dsp instruction pushes onto the stack \( S \) its single output mono record a copy of the \( x \)-th subrecord \( DV.x \) of the display vector \( DV \).

\[
00 \text{ fet dsp x} \\
\quad \text{BEFORE} \\
\quad \begin{array}{c}
\Pi.\text{dp} \\
\text{x-th subrecord}
\end{array} \\
\quad \text{AFTER} \\
\quad \begin{array}{c}
\Pi.\text{dp} \\
\text{x-th subrecord}
\end{array} \\
\quad x \text{ immediate}
\]

\[
01 \text{ fet dsp } x \\
\quad \text{BEFORE} \\
\quad \begin{array}{c}
\Pi.\text{dp} \\
\text{x-th subrecord}
\end{array} \\
\quad \text{AFTER} \\
\quad \begin{array}{c}
\Pi.\text{dp} \\
\text{x-th subrecord}
\end{array} \\
\quad x \text{ on stack}
\]

\[
02 \text{ fet dsp } \text{Ri} \\
\quad \text{BEFORE} \\
\quad \begin{array}{c}
\Pi.\text{dp} \\
\text{x-th subrecord}
\end{array} \\
\quad \text{AFTER} \\
\quad \begin{array}{c}
\Pi.\text{dp} \\
\text{x-th subrecord}
\end{array} \\
\quad x \text{ in Ri, } 0 \leq i < 16
\]

3.5.1. Display Vector Store Instructions

Each of the three one-argument sto dsp (store-into-display-vector) instructions requires two input mono records: first, a mono record \( P \) which is either null or is a (sub)pointer pointing (in)to some execution contour; second, an integer index \( X = \text{int} \times \). The mono record \( P \) must be on the stack \( S \). The integer index \( X \) may be an immediate operand in the instruction, may be on the stack \( S \), or may be in some working register \( R_i, 0 \leq i < 16 \). An input which is on the stack \( S \) is denoted in the instruction by "\( x \)"; a stack input is popped from the stack prior to formation of the output mono record. If \( X \) is an immediate operand then only its value \( x \) occurs within the instruction, coded as a short 2's complement field. Each sto dsp instruction stores the input record \( P \) into the \( x \)-th subrecord \( DV.x \) of the display vector \( DV \).
3.5.2. Display Instructions for Accessing Into Execution Contours

Each of the nine two-argument dsp (access-via-display) instructions requires two input mono records: first, an integer display vector index \( X = \text{int } x \); second, an integer execution contour index \( Y = \text{int } y \). The integer index \( X \) \((\text{resp. } Y)\) may be an immediate operand in the instruction, may be on the stack \( S \), or may be in some working register \( R_i \), \( 0 < i < 16 \) \((\text{resp. } R_j, 0 < j < 16)\). An input which is on the stack \( S \) is denoted in the instruction by ""; a stack input is popped from the stack prior to the formation of the output mono record. If \( X \) \((\text{resp. } Y)\) is an immediate operand then only its value \( x \) occurs within the instruction, coded as a short 2's complement field. The \( x \)-th subrecord of the display vector \( DV \) must be a pointer \( P = \text{ptr } \& EC \) which points to some execution contour \( EC \). Each dsp instruction fetches the pointer \( P \) from the display vector \( DV \), forms from \( P \) the subpointer \( Q = \text{subptr } \& EC \) which points to the \( y \)-th subrecord of the execution contour \( EC \), and pushes \( Q \) onto the stack \( S \) as its single output mono record.

\[
00 \text{ dsp } x, y \\
00 \text{ dsp } x \\
00 \text{ dsp } y \\
00 \text{ dsp } x, y
\]
CONTOUR MODEL ARCHITECTURE and ASSEMBLY LANGUAGE

01 dsp x,*

02 dsp x,Rj

03 dsp x,y

04 dsp x,**

X immediate, Y on stack

X immediate, Y in Rj, 0≤j<16

X on stack, Y immediate

X on stack, Y on stack
05 dsp *,Rj

06 dsp Ri,y

07 dsp Ri, *

08 dsp Ri,Rj

X on stack, Y in Rj, 0 ≤ i < 16

X in Ri, 0 ≤ i < 16, Y immediate

X in Ri, 0 ≤ i < 16, Y on stack

X in Ri, Y in Rj, 0 ≤ i, j < 16
3.6. Label Manipulation Instructions

There are in CMA three types of label mono records: the instruction label (i-lab), the instruction procedure label (ip-lab), and the contour procedure label (cp-lab). The value of an instruction label IL is the concatenation of an instruction pointer IP and an environment pointer EP (((ee 1.0.25)); IP must be a subpointer of non-negative index which points into some instruction record I having environment pointer subrecord l.ep, while EP must either be null or be a pointer which points to some execution contour EC whose antecedent pointer subrecord EC.ap necessarily points to some program contour PC; if EP is null then l.ep must be null, while if EP is non-null and points to EC then l.ep must be non-null and must point to PC. The value of an instruction procedure label IPL is the concatenation of an instruction pointer IP and an environment pointer EP (see 1.0.27); IP must be a pointer which points to some instruction record I having environment pointer subrecord l.ep, while EP must either be null or be a pointer which points to some execution contour EC whose antecedent pointer subrecord EC.ap necessarily points to some program contour PC; if EP is null then l.ep must be null, while if EP is non-null and points to EC then l.ep must be non-null and must point to PC. The value of a contour procedure label CPL is the concatenation of a contour pointer CP and an environment pointer EP (see 1.0.28); CP must be a pointer which points to some program contour PC, while EP must either be null or be a pointer which points to some execution contour EC; no other conditions need be met by CP and EP. The microcode realizations of those instructions described below which construct label mono records must check that the applicable conditions are met. CMAL contains both instructions which make labels from their constituent parts and instructions which break labels into their constituent parts.

<table>
<thead>
<tr>
<th>00 brk i-lab</th>
<th>break instruction label</th>
</tr>
</thead>
<tbody>
<tr>
<td>IL i-lab IP EP</td>
<td>IP EP</td>
</tr>
</tbody>
</table>

BEFORE

<table>
<thead>
<tr>
<th>01 brk ip-lab</th>
<th>break instruction procedure label</th>
</tr>
</thead>
<tbody>
<tr>
<td>IPL ip-lab IP EP</td>
<td>IP EP</td>
</tr>
</tbody>
</table>

BEFORE

<table>
<thead>
<tr>
<th>02 brk cp-lab</th>
<th>break contour procedure label</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPL cp-lab CP EP</td>
<td>CP EP</td>
</tr>
</tbody>
</table>

BEFORE

<table>
<thead>
<tr>
<th>03 mak i-lab</th>
<th>make instruction label</th>
</tr>
</thead>
<tbody>
<tr>
<td>IP EP</td>
<td>IL i-lab IP EP</td>
</tr>
</tbody>
</table>

BEFORE

The top record of the stack S must be an instruction pointer IP which is a subpointer of non-negative index, while the next-to-top record of S must be an environment pointer EP. Execution of this instruction comprises: first, both IP and EP are popped from S to microregisters; second, checks are made to ensure that IP and EP satisfy the conditions described above; third, an instruction label IL whose value consists of copies of IP
and EP is formed and pushed onto S.

```
04 mak ip-lab

<table>
<thead>
<tr>
<th>IP</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**BEFORE**

The top record of the stack S must be an instruction pointer IP which is a pointer, while the next-to-top record of S must be an environment pointer EP. Execution of this instruction comprises: first, both IP and EP are popped from S to microregisters; second, checks are made to ensure that IP and EP satisfy the conditions described above; third, an instruction procedure label IPL whose value consists of copies of IP and EP is formed and pushed onto S.

```
05 mak cp-lab

<table>
<thead>
<tr>
<th>CP</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**BEFORE**

The top record of the stack S must be a contour pointer CP, while the next-to-top record of S must be an environment pointer EP. Execution of this instruction comprises: first, both CP and EP are popped from S to microregisters; second, checks are made to ensure that CP and EP satisfy the conditions described above; third, a contour procedure label CPL whose value consists of copies of CP and EP is formed and pushed onto S.

### 3.7. Data Movement Between the Virtual Processor and Memory

Only mono records can be moved between the virtual processor Π and memory. Each movement of a mono record R occurs specifically between the stack S of Π and some poly record Q. The fetch (fetch-to-stack) instruction provides for moving the mono record R from a source in the poly record Q and pushing R onto the stack S. The store (store-from-stack) and store-reverse (store-reverse-from-stack) instructions provide for popping the mono record R from the stack S and moving R to its destination within the poly record Q. The source or destination for the mono record R within the poly record Q must be designated either by a stack-resident pointer P which points to Q or by a stack-resident subpointer P which points into Q, as described below. The fetch instruction requires one stack-resident input mono record: as the top record of S, the (sub)pointer P. The store instruction requires two stack-resident input mono records: first, as the top record of S, the (sub)pointer P; second, as the next-to-top record of S, the mono record R. The store-reverse instruction requires two stack-resident input mono records: first, as the top record of S, the mono record R; second, as the next-to-top record of S, the (sub)pointer P. Both the fetch and the store instructions pop their input mono records from the stack S to microregisters prior to completing their activities. When the poly record Q is a text, instruction, or stack record, special actions are required as described below.

```
00 fet

<table>
<thead>
<tr>
<th>P</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**BEFORE**

If the top record P of the stack S is a subpointer of non-negative index m which points into a text or instruction record Q then m must be less than the length of Q and P points to some text byte B within the value part of Q. Under these conditions, execution of this instruction comprises: first, P is popped from S to a microregister; second, an integer mono record R = int b, whose value contains a right-justified copy of B and is left-filled with 0 bits, is formed and pushed onto S.
If the top record P of the stack S is a pointer which points to a poly record Q then Q must be a non-empty stack record which is not attached to any virtual processor. Under these conditions, execution of this instruction comprises: first, P is popped from S to a microregister; second, the top mono record R of the stack record Q is popped from Q and pushed onto S.

If the top record P of the stack S is a subpointer of index m which points into a poly record Q, and if it is not the case both that m>0 and that Q is either a text record or an instruction record, then the following conditions must hold: if m<0 then m is the index of some special subrecord of Q; if m>0 then m is less than the length of Q and Q is not a stack record; if Q is a virtual processor then Q is not awake and P does not point at either the display pointer register of Q or the stack pointer register of Q. Under these conditions, the subpointer P points to some subrecord R of Q and execution of this instruction comprises: first, P is popped from S to a microregister; second, a copy of R is pushed onto S.

If the top record P of the stack S is a subpointer of non-negative index m which points into a text or instruction record Q then the following conditions must hold: Q is in the execution component; m is less than the length of Q; P points to some byte C in the value part of Q; and the next-to-top record in S must be an integer mono record N = int b. Under these conditions, execution of this instruction comprises: first, both P and N are popped from S to microregisters; second, the byte C within Q is overwritten with a byte B which is a copy of the rightmost eight bits of the value b of N.

If the top record P of the stack S is a pointer which points to a poly record Q then the following conditions must hold: Q is in the execution component; Q is a stack record which is not attached to any virtual processor; the next-to-top record in S can be an arbitrary mono record R; and Q is sufficiently non-full that it can accept a copy of R. Under these conditions, execution of this instruction comprises: first, both P and R are popped from S to microregisters; second, a copy of R is pushed onto Q.
01asto

store mono record using subpointer

P

subptr
R

0

A

0

R

**Before.** If the top record P of the stack S is a subpointer of index m which points into a poly record Q, and that it is not the case both that m>0 and that Q is either a text record or an instruction record, then the following conditions must hold: Q is in the execution component; if m<0 then m is the index of some special subrecord of Q which is writable (that is: not the length subrecord, not the reference subrecord, not the top subrecord of a stack record, and not the pid subrecord of a virtual processor); if m≥0 then m is less than the length of Q and Q is not a stack record; if Q is a virtual processor then Q is not awake; and the next-to-top record in S can be an arbitrary mono record R, except that only an instruction label can be stored into the label register of a virtual processor. Under these conditions, execution of this instruction comprises: first, P and R are popped from S to microregisters; second, a copy of R is stored into the m-th subrecord of Q.

02 stor

This instruction is equivalent to the combination "jmp; sto".

reverse store

### 3.8. Control Instructions

Control instructions are used to realize the following types of control activities: branches from within an instruction record to points within the same instruction record; leap's (goto's) to sites of activity determined by instruction labels; module entry and exit; and virtual processor state modification.

#### 3.8.0. Branches

The CMAL representation of the instruction stream portion of an instruction record comprises a sequence of CMAL instructions optionally labelled by identifier-colon pairs. The five instructions defined below provide both for conditional and unconditional branching and for subroutine calling, to points within the current instruction record which are designated either statically by identifier-colon label pairs or dynamically by previously obtained instruction labels.

00 b 0L

There must be a unique instruction T within L which is labelled L. Execution of this instruction causes the instruction pointer of T to be changed unconditionally to point to the target instruction L.

branch unconditionally to the instruction labelled L

01 bt 0L

There must be a unique instruction T within L which is labelled L, and the top record R of the stack S must be a logical mono record. Execution of this instruction pops R from S to a microregister; if R is log t then the instruction pointer of T is changed to point to T; if R is log f then the instruction pointer of T is left pointing to the instruction immediately following the branch.

branch if true to the instruction labelled L

02 bf 0L

There must be a unique instruction T within L which is labelled L, and the top record R of the stack S must be a logical mono record. Execution of this instruction pops R from S to a microregister; if R is log f then the instruction pointer of T is changed to point to T; if R is log t then the instruction pointer of T is left pointing to the instruction immediately following the branch.

branch if false to the instruction labelled L

03 jmp

This instruction is identical to the "res ip" instruction defined in 3.1.2.06.

unconditional jump

04 jsb

This instruction is identical to the "xch ip" instruction defined in 3.1.2.05.

unconditional subroutine call
3.8.1. Leaps

A virtual processor which leaps or is coerced to leap (by tele leap) finds its label register loaded with a new instruction label which may cause continuation of execution activity at a site arbitrarily remote from the site of activity obtained just prior to the leap. Leaps must be used carefully and with elaborate preparations since in general both the stack environment and the access environment of a leaping virtual processor are changed by the leap. Since there is in essence one and only one correct stack management strategy (as explained elsewhere), the leap instructions below incorporate a straightforward stack acquisition tactic in support of that strategy; careful coding is required to provide advance preservation of an appropriate stack record to be duplicated by the stack acquisition tactic. By contrast, display vector usages are highly varied and hence the leap instructions below incorporate no display vector actions; display update must be effected by coding at the site of the leap or tele leap instruction.

00 leap

The top record of the stack S must be an instruction label IL whose value consists of an instruction pointer IP and a non-null environment pointer EP which must satisfy the following conditions. IP is a sub-pointer with a non-negative index which points to an instruction within some instruction record I whose environment pointer I.ep is non-null and points to some program contour PC; the instruction pointer subrecord PC.ip points to I. EP points to some execution contour EC whose antecedent pointer EC.ap points to PC. The stack pointer subrecord EC.sp of EC is non-null and points to some stack record R which has as its top record a register selector M; below M in R are mono records which have been saved from registers in accordance with the value of M. Execution of this instruction comprises: first, IL is popped from S to a microregister; second, checks are made to ensure that the above conditions are met; third, a duplicate R' of the stack record R is allocated, the reference count of R' is set to 1, and a pointer to R' is placed into the stack pointer register Π.sp of Π; fourth, the steps of res are performed; fifth, a copy of IL is placed into the instruction label register Π.lab of Π.
01 tele leap
The top record of the stack S must be an instruction label IL whose value consists of an instruction pointer IP and a non-null environment pointer EP which must satisfy exactly the same conditions as for the leap (see 3.8.1.00). The next-to-top record of the stack S must be a pointer P to a virtual processor P' which is necessarily distinct from P and whose state is either new or asleep. Execution of this instruction comprises: first, both IL and P are popped from S to a microregisters; second, checks are made to ensure that the above conditions are met; third, a duplicate R' of the stack record R is allocated, the reference count of R' is set to 1, and a pointer to R' is placed into the stack pointer register P'.sp of P'; fourth, the steps of res are performed as though by P', namely, the saved register contents are popped from R' to the registers of P' rather than of P; fifth, a copy of IL is placed into the instruction label register P'.lab of P'; the state of P' is not altered.

3.8.2. Tele Display Vector Instructions
3.8.2.0. Tele Display Vector Fetch Instructions
Each of the three one-argument tele fet dsp (tele-fetch-from-display-vector) instructions requires two input mono records: first, a pointer P; second, an integer index X = int x. The pointer P must be on the stack S and must point to some virtual processor P' whose state is either new or asleep. The integer index X may be an immediate operand in the instruction, may be on the stack S, or may be in some working register Ri, 0 ≤ i ≤ 16. An index which is on the stack S is denoted in the instruction by "x"; stack inputs are popped from the stack prior to formation of the output mono record. If X is an immediate operand then only its value x occurs within the instruction, coded as a short 2's complement field. Each tele fet dsp instruction pushes onto the stack S of P as its single output mono record a copy of the x-th subrecord DV'.x of the display vector DV' of P'.

00 tele fet dsp x
x immediate

BEFORE

AFTER
3.8.2.1. Tale Display Vector Store Instructions

Each of the three one-argument tale sto dsp (tale-store-into-display-vector) instructions requires three input mono records: first, a pointer P; second, a mono record Q which either is either null or is a (sub)pointer pointing (in)to some execution contour; third, an integer index \( X = \text{int } x \). The pointer P must be on the stack S and must point to some virtual processor \( \Pi' \) whose state is either new or asleep and whose display pointer \( \Pi'.dp \) points to a display vector \( DV' \). The mono record Q must be on the stack S. The integer index X may be an immediate operand in the instruction, may be on the stack S, or may be in some working register \( Ri, 0 \leq i < 16 \). An index which is on the stack S is denoted in the instruction by "\(^\dagger\)"; stack inputs are popped from the stack. If X is an immediate operand then only its value x occurs within the instruction, coded as a short 2's complement field. Each tale sto dsp instruction stores the input record J into the x-th subrecord \( DV'.x \) of the display vector \( DV' \) of the virtual processor \( \Pi' \).
01 tele sto dsp w

```
<table>
<thead>
<tr>
<th>S</th>
<th>X</th>
<th>int x</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>
```

x on stack

**BEFORE**

```
\[\Pi'.dp\to DV'\]
```

**AFTER**

```
\[\Pi'.dp\to DV'\]
```

3.8.3. Module Entry Instructions

Module entry requires specialized instructions both for maintaining the stack and for adjoining new execution contours.

3.8.3.0. Module Entry Stack Instructions

Module entry utilizes specialized instructions both to save registers and exchange label just before entry and to save stack and exchange stack just after entry. To enable the virtual processor \(\Pi\) to coerce another virtual processor \(\Pi'\) to enter a procedure module, tele versions of the instructions to save registers and exchange labels are provided.

00 sav

This instruction is defined in 3.1.1.03.

This instruction is defined in 3.1.1.05.

02 xch lab

```
\[\Pi \downarrow dp \downarrow sp \rightarrow S \downarrow X \downarrow N\]
```

exchange label

The top record \(N\) of the stack \(S\) must be an instruction label. By the time of the execution phase of this instruction, the instruction pointer portion of the instruction label \(X\) of \(\Pi\) has been incremented to point to the instruction in \(L\) which immediately follows the exchange label instruction. Execution of this instruction comprises: first, \(N\) is popped from \(S\) to a microregister; second, \(X\) is pushed onto \(S\); third, \(N\) is placed into the label register \(\Pi.lab\).
03 t alc xch lab

exchange label of another virtual processor

The top record N of the stack S must be an instruction label, while the next-to-top record P of the stack S must be a pointer to another virtual processor \( \Pi' \) whose state is asleep, whose stack pointer points to some stack record \( S' \), and whose label register contains some instruction label \( X \). Execution of this instruction comprises: first, \( N \) and \( P \) are popped from \( S \) to microregisters; second, \( X \) is pushed onto the stack record \( S' \) of \( \Pi' \); third, \( N \) is placed into the label register \( \Pi'.lab \) of \( \Pi' \).

04 sav stk

This instruction is defined in 3.3.02.

05 xch stk

This instruction is defined in 3.3.01.
3.8.3.1. The Execution Contour Adjunction Instruction

The execution contour adjunction instruction is a powerful instruction which enables the virtual processor \( \Pi \), given the cp and ep of a contour label designating both a declaration program module \( M \) and an execution environment \( E \) for its activation, to perform the following operations as part of the action of establishing the structure required for an entry to be made into \( M \), either by \( \Pi \) or by another virtual processor \( \Pi' \) which is being coerced by \( \Pi \) to enter \( M \): allocate an execution contour of appropriate size, attach that execution contour to the execution skeleton so as to effect the environment \( E \), connect the execution contour to the program skeleton, provide an entry instruction label for entry into \( M \), and provide a pointer to the execution contour to enable the transmission of parameters to the execution contour.

allocate and attach execution contour
The top record CP of the stack \( S \) must be a pointer to some program contour \( C \), while the next-to-top record EP of the stack \( S \) must either be null or be a pointer to some execution contour. Execution of this instruction comprises: first, both CP and EP are popped from the stack \( S \) to microregisters; second, an execution contour \( D \) is allocated in accordance with the tag subrecord \( C.tag \) of \( C \); third, a copy of CP is placed into the antecedent pointer subrecord \( D.ap \) of \( D \); fourth, a copy of EP is placed into the environment pointer subrecord \( D.ep \) of \( D \); fifth, an entry instruction label whose ep is a pointer to \( D \) and whose ip is a copy of the instruction pointer subrecord \( C.ip \) of \( C \) is pushed onto \( S \); sixth, a pointer to \( D \) is pushed onto \( S \).

\[
\begin{align*}
\text{adjoin} & \quad \text{allocate and attach execution contour} \\
\text{The top record CP of the stack } S & \text{ must be a pointe to some program contour } C, \text{ while the next-to-top record EP of the stack } S & \text{ must either be null or be a pointer to some execution contour. Execution of this instruction comprises: first, both CP and EP are popped from the stack } S \text{ to microregisters; second, an execution contour } D & \text{ is allocated in accordance with the tag subrecord } C.tag \text{ of } C; \text{ third, a copy of CP is placed into the antecedent pointer subrecord } D.ap \text{ of } D; \text{ fourth, a copy of EP is placed into the environment pointer subrecord } D.ep \text{ of } D; \text{ fifth, an entry instruction label whose ep is a pointer to } D \text{ and whose ip is a copy of the instruction pointer subrecord } C.ip \text{ of } C \text{ is pushed onto } S; \text{ sixth, a pointer to } D \text{ is pushed onto } S.
\end{align*}
\]

For precision and clarification we give below a pseudo-CMAL coding which is equivalent to the actual microcoded realization of adjoin; the registers CPU0 and CPU1 are microregisters distinct from the working registers \( R0, \ldots, RF \).

res CPU0; sel CPU0,-3; fet; aloc; res CPU1; allocate econ
sel CPU1,-1; sto; set e-con.ep
sav CPU0; sel CPU1,-2; sto; set e-con.ap
sav CPU1; sel CPU0,-2; fet; mak i-lab; form entry i-lab
sav CPU1; return pointer to e-con for parameter passage
3.8.4. Module Exit Stack Instructions

CMAL provides 26 stack-related instructions for use in conjunction with program module exit. When the virtual processor \( \Pi \) is about to exit a program module \( M \), the conceptual stack \( CS \) of \( \Pi \) (see section 2.2) satisfies the following conditions. If \( M \) has been entered as a task, then \( M \) is a procedure statement module and \( CS \) is empty; in all other cases, \( CS \) contains at or near its top an exit instruction label \( EL \). If \( M \) is a statement module then \( EL \) is the top record in \( CS \); if \( M \) is an expression module then an exit value \( EV \) is the top record in \( CS \) and \( EL \) is the next-to-top record in \( CS \). If \( M \) is a normal program module then \( CS \) contains just below \( EL \) a register selector \( RS \) followed by associated saved register contents; if \( M \) is a special system module the register selector and saved contents may be absent. If an exit value \( EV \) is present, it is in the stack record \( S \) which is attached to \( \Pi \) and constitutes the top stack record of the stack environment of \( \Pi \). If \( M \) is a block module then \( EL, RS, \) and saved register contents are in \( S \); if \( M \) is a procedure module then \( EL, RS, \) and saved register contents are the top records in the next lower stack record \( S' \) of the stack environment of \( \Pi \). Exit from a block module does not require a stack reversion; exit from a procedure module does require a stack reversion and may even require a reversion to a duplicate of the next-to-top stack record of the stack environment. Display vector update may require extraction of the ep of \( EL \) for use as a stack parameter to a specialized system procedure for display update.

\[ 00 \text{ rs} \]

This instruction is identical to the instruction "rev stk" of 3.1.2.01. Execution of this instruction comprises the following steps. First, a copy \( SP \) of the stack pointer subrecord \( S.sp \) of the stack record \( S \) is placed into a microregister. Second, if \( SP \) is null a fault occurs. Suppose that \( SP \) is non-null. Third, if \( SP \) is not a pointer to a stack record a fault occurs. Suppose that \( SP \) is a pointer to a stack record \( S' \). Fourth, if the reference count of \( S' \) exceeds 1 a fault occurs. Suppose that the reference count of \( S' \) equals 1. Fifth, a copy of \( SP \) is placed into the stack pointer register \( \Pi.sp \) of \( \Pi \).

\[ 01 \text{ cs} \]

Execution of this instruction comprises the following steps. First, a copy \( SP \) of the stack pointer subrecord \( S.sp \) of the stack record \( S \) is placed into a microregister. Second, if \( SP \) is null a fault occurs. Suppose that \( SP \) is non-null. Third, if \( SP \) is not a pointer to a stack record a fault occurs. Suppose that \( SP \) is a pointer to a stack record \( S' \). Fourth, the reference count of \( S'.ref \) is inspected. If \( S'.ref \) equals 1 then a copy of \( SP \) is placed into the stack pointer register \( \Pi.sp \) of \( \Pi \), and the execution is complete. If \( S'.ref \) exceeds 1 then an exact duplicate \( S'' \) of \( S' \) is allocated, the reference count of \( S'' \) is set to 1, a pointer to \( S'' \) is placed into the stack pointer register \( \Pi.sp \) of \( \Pi \), and the execution is complete.

\[ 02 \text{ ee} \]

Execution of this instruction comprises the following steps. First, if the stack \( S \) is empty or if its top record is not an instruction label then a fault occurs. Suppose that the top record of \( S \) is an instruction label and that \( EP \) is the environment pointer portion of that label. Second, a copy of \( EP \) is pushed onto \( S \).

\[ 03 \text{ rl} \]

Execution of this instruction comprises the following steps. First, if the stack \( S \) is empty or if its top record is not an instruction label then a fault occurs. Suppose that the top record of \( S \) is an instruction label \( EL \). Second, \( EL \) is popped from \( S \) and placed into the label register \( \Pi.lab \) of \( \Pi \). Caution: This instruction is not to be used for an intended leap.

\[ 04 \text{ dl} \]

Execution of this instruction comprises the following steps. First, if the stack \( S \) is empty or if its top record is not an instruction label then a fault occurs. Suppose that the top record of \( S \) is an instruction label \( EL \). Second, \( EL \) is popped from \( S \).

\[ 05 \text{ rsee} \]

Execution of this instruction comprises the following steps. First, the steps of "rs" are performed; a fault may occur. Suppose that no fault occurs. Second, the steps of "ee" are performed.

\[ 06 \text{ casee} \]

Execution of this instruction comprises the following steps. First, the steps of "cs" are performed; a fault may occur. Suppose that no fault occurs. Second, the steps of "ee" are performed.

\[ 07 \text{ rsrl} \]

Execution of this instruction comprises the following steps. First, the steps of "rs" are performed; a fault may occur. Suppose that no fault occurs. Second, the steps of "rl" are performed.
Execution of this instruction comprises the following steps. First, the steps of "csr1" are performed; a fault may occur. Suppose that no fault occurs. Second, the steps of "rlr" are performed. Third, the steps of "dlrr" are performed; a fault may occur. Suppose that no fault occurs. Second, if now the stack $S$ is empty or if its top record is not a register selector then a fault occurs. Suppose that the top record of $S$ is a register selector M. Third, the steps of "res" are performed (see 3.1.1.04).

Execution of this instruction comprises the following steps. First, the steps of "rsr1" are performed; a fault may occur. Suppose that no fault occurs. Second, the steps of "res" are performed (see 3.1.1.04).
19 rvcscl retain value, conditional duplicate revert stack, extract environment pointer
Execution of this instruction comprises the following steps. First, if the stack $S$ is empty then a fault occurs. Suppose that the top record of $S$ is a mono record $EV$. Second, $EV$ is popped from $S$ to a microregister. Third, the steps of "cscl" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of $EV$ is pushed onto the stack record now attached to the virtual processor $\Pi$. Fifth, a "swp" is performed. The actual microcode realization of "rvcscl" is more efficient than these steps indicate,

20 rvrscl retain value, revert stack, restore label
Execution of this instruction comprises the following steps. First, if the stack $S$ is empty then a fault occurs. Suppose that the top record of $S$ is a mono record $EV$. Second, $EV$ is popped from $S$ to a microregister. Third, the steps of "rscl" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of $EV$ is pushed onto the stack record now attached to the virtual processor $\Pi$.

21 rvcsrl retain value, conditional duplicate revert stack, restore label
Execution of this instruction comprises the following steps. First, if the stack $S$ is empty then a fault occurs. Suppose that the top record of $S$ is a mono record $EV$. Second, $EV$ is popped from $S$ to a microregister. Third, the steps of "csrl" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of $EV$ is pushed onto the stack record now attached to the virtual processor $\Pi$.

22 rvdlrr retain value, restore label, restore registers
Execution of this instruction comprises the following steps. First, if the stack $S$ is empty then a fault occurs. Suppose that the top record of $S$ is a mono record $EV$. Second, $EV$ is popped from $S$ to a microregister. Third, the steps of "dlrr" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of $EV$ is pushed onto $S$.

23 rvdlrr retain value, restore label, restore registers
Execution of this instruction comprises the following steps. First, if the stack $S$ is empty then a fault occurs. Suppose that the top record of $S$ is a mono record $EV$. Second, $EV$ is popped from $S$ to a microregister. Third, the steps of "dlrr" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of $EV$ is pushed onto $S$.

24 rvrsrlrr retain value, revert stack, restore label, restore registers
Execution of this instruction comprises the following steps. First, if the stack $S$ is empty then a fault occurs. Suppose that the top record of $S$ is a mono record $EV$. Second, $EV$ is popped from $S$ to a microregister. Third, the steps of "rsrlrr" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of $EV$ is pushed onto the stack record now attached to the virtual processor $\Pi$.

25 rvcrsrlrr retain value, conditional duplication revert stack, restore label, restore registers
Execution of this instruction comprises the following steps. First, if the stack $S$ is empty then a fault occurs. Suppose that the top record of $S$ is a mono record $EV$. Second, $EV$ is popped from $S$ to a microregister. Third, the steps of "crsrlrr" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of $EV$ is pushed onto the stack record now attached to the virtual processor $\Pi$.

A complete listing of the 26 exit stack instructions is given below.

00 rs 13 rvrs
01 cs 14 rvcs
02 ee 15 rvce
03 rl 09 rlrr 16 rvrl
04 dl 10 dlrr 17 rvdl
05 rsee 18 rvrssee
06 csee 19 rvccsee
07 rsrl 11 rsrlrr 20 rvrsrl
08 csrl 12 csrlrr 21 rvcsrl
22 rvrlrr
23 rvdlrr
24 rvrsrlrr
25 rvcrsrlrr

"rvrlrr" is not a valid exit stack instruction. It may be a typographical error or a misunderstanding in the context. The correct instruction is likely intended to be "rvvlrr" or a similar instruction, as the description and format align with the other instructions.