FABRICATION OF AlGaAs/InGaAs PSEUDOMORPHIC MODULATION DOPED FIELD EFFECT TRANSISTORS WITH P-DOPED SURFACE LAYERS

THESIS

Thomas E. McLaughlin
First Lieutenant, USAF
AFIT/GE/ENG/86D-11

DEPARTMENT OF THE AIR FORCE
AIR UNIVERSITY
AIR FORCE INSTITUTE OF TECHNOLOGY

Wright-Patterson Air Force Base, Ohio
FABRICATION OF AlGaAs/InGaAs PSEUDOMORPHIC MODULATION DOPED FIELD EFFECT TRANSISTORS WITH P-DOPED SURFACE LAYERS

THESIS

Thomas E. McLaughlin
First Lieutenant, USAF

AFIT/GE/ENG/86D-11
AFIT/GE/ENG/86D-11

FABRICATION OF AlGaAs/InGaAs PSEUDOMORPHIC MODULATION DOPED FIELD EFFECT TRANSISTORS WITH P-DOPED SURFACE LAYERS

THESIS

Presented to the Faculty of the School of Engineering of the Air Force Institute of Technology Air University In Partial Fulfillment of the Requirements for the Degree of Master of Science in Electrical Engineering

Thomas E. McLaughlin, B.S.E.E.
First Lieutenant, USAF

December 1986

Approved for public release; distribution unlimited
Preface

In this effort, a p⁺-layer was grown on top of pseudomorphic InGaAs/AlGaAs MODFETs. The intent was to show that the concept of Schottky barrier modification, established in earlier research, could be extended to the pseudomorphic MODFET. A great deal of useful information was established about the DC and microwave characteristics of the device, and the lessons learned here should prove valuable in any future efforts to produce enhanced Schottky barriers on MODFET structures.

I am deeply in debt to Dr. Hadis Morkoc, Andrew Ketterson and Tim Henderson of the University of Illinois Coordinated Sciences Laboratory. They provided the MBE-grown material for this effort and aided significantly in the fabrication process. Thanks also go to Joe Grzyb, Mary Harshbarger, Larry Callahan and Robert Neidhard for their help in fabrication and testing at the Air Force Avionics Laboratory, and to G. L. McCoy for his continued support.

Sincere thanks also go to Mr. Cole Litton for his sponsorship of the project and for the innumerable discussions, encouragement and guidance that helped this project reach fruition. The insights and expertise were without parallel. Major Don Kitchen, my thesis advisor, also provided regular guidance and encouragement, and Major Ed Kolesar was a valuable catalyst for ideas.

Most importantly, my thanks to my wife Renee and daughter Michelle for their innumerable sacrifices and encouragement.
# Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Preface</td>
<td>11</td>
</tr>
<tr>
<td>List of Figures</td>
<td>vi</td>
</tr>
<tr>
<td>List of Tables</td>
<td>ix</td>
</tr>
<tr>
<td>Abstract</td>
<td>x</td>
</tr>
<tr>
<td>I. Introduction</td>
<td>1-1</td>
</tr>
<tr>
<td>Motivation</td>
<td>1-1</td>
</tr>
<tr>
<td>Problem</td>
<td>1-4</td>
</tr>
<tr>
<td>Scope</td>
<td>1-5</td>
</tr>
<tr>
<td>Major Results</td>
<td>1-5</td>
</tr>
<tr>
<td>Sequence of Presentation</td>
<td>1-6</td>
</tr>
<tr>
<td>II. Theoretical Development</td>
<td>2-1</td>
</tr>
<tr>
<td>MODFETs</td>
<td>2-2</td>
</tr>
<tr>
<td>Structure and Fabrication</td>
<td>2-2</td>
</tr>
<tr>
<td>Molecular Beam Epitaxy (MBE)</td>
<td>2-3</td>
</tr>
<tr>
<td>Field Effect Transistor Fabrication</td>
<td>2-4</td>
</tr>
<tr>
<td>Principle of Operation</td>
<td>2-6</td>
</tr>
<tr>
<td>Energy Bands</td>
<td>2-7</td>
</tr>
<tr>
<td>Two-Dimensional Electron Gas</td>
<td>2-9</td>
</tr>
<tr>
<td>Modes of Operation</td>
<td>2-9</td>
</tr>
<tr>
<td>I-V Characteristics</td>
<td>2-12</td>
</tr>
<tr>
<td>Enhanced Schottky (ES) MODFETs</td>
<td>2-16</td>
</tr>
<tr>
<td>Structure and Fabrication</td>
<td>2-18</td>
</tr>
<tr>
<td>Modes of Operation</td>
<td>2-19</td>
</tr>
<tr>
<td>I-V Characteristics</td>
<td>2-22</td>
</tr>
<tr>
<td>Comparison of Standard and ES MODFETs</td>
<td>2-23</td>
</tr>
</tbody>
</table>
Pseudomorphic MODFETs .................................. 2-23

Need for Pseudomorphic MODFETs ........ 2-24
Structure and Fabrication .............. 2-25

Enhanced Schottky Pseudomorphic MODFETs 2-27

Microwave Performance Parameters ........ 2-28

Unity Current Gain Frequency ........ 2-29
Noise Figure ...................................... 2-30
Maximum Frequency of Oscillation .... 2-33

Summary ........................................... 2-33

III. Equipment .................................... 3-1

Fabrication Equipment ...................... 3-1

Photoresist Spinner ......................... 3-1
Curing Ovens .................................. 3-1
Mask Aligner and Mask Set ............... 3-2
Evaporation System ......................... 3-2
Alloying Oven .................................. 3-2

Packaging Equipment ......................... 3-2

Test Equipment .................................. 3-3

DC Test Equipment ............................... 3-3
Microwave Measurements ...................... 3-5
Network Analysis System ................. 3-5

IV. Experimental Procedure and Results .... 4-1

MBE Parameter Determination and Growth 4-3

Device Fabrication ............................... 4-7

Fabrication Procedure ....................... 4-8
Procedural Differences ...................... 4-11
Control Sample Etching .................... 4-13

DC Testing ...................................... 4-18

Microwave Measurements ...................... 4-28

Network Analysis ............................... 4-28
Lapping and Dicing ............................. 4-31

V. Analysis of Results ......................... 5-1

Schottky Barrier Height ...................... 5-1
Transconductance ............... 5-7
Contact Resistance ............... 5-8
Threshold Voltage ............... 5-9
Microwave Response ............. 5-10
Fabrication Procedures ......... 5-12

VII. Conclusions and Recommendations ........ 6-1
Conclusions ....................... 6-1
Recommendations ................... 6-3

Appendix A: Band Diagram Modelling Program .... A-1
Appendix B. University of Illinois Fabrication Procedures ................. B-1
Appendix C: Air Force Avionics Laboratory Fabrication Procedures .......... C-1
Appendix D: Plotted Microwave Data ............. D-1
Bibliography ....................... BIB-1
Vita ................................ VITA
# List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. MESFET and MODFET Structures</td>
<td>1-2</td>
</tr>
<tr>
<td>2. Pseudomorphic InGaAs/AlGaAs MODFET</td>
<td>1-3</td>
</tr>
<tr>
<td>3. Cross-Sectional View of a MODFET</td>
<td>2-3</td>
</tr>
<tr>
<td>4. Fabrication Process for MODFET</td>
<td>2-5</td>
</tr>
<tr>
<td>5. Bandgap of AlGaAs and GaAs</td>
<td>2-7</td>
</tr>
<tr>
<td>6. Energy Band Diagram of an AlGaAs/GaAs Heterojunction</td>
<td>2-7</td>
</tr>
<tr>
<td>7. Conduction Band Diagram for a MODFET with Gate Contact</td>
<td>2-8</td>
</tr>
<tr>
<td>8. MODFET Dimensions</td>
<td>2-11</td>
</tr>
<tr>
<td>9. Output Characteristics for MODFET</td>
<td>2-13</td>
</tr>
<tr>
<td>10. Drain Current Versus Gate Voltage Characteristics of the MODFET, MESFET and MOSFET Devices</td>
<td>2-15</td>
</tr>
<tr>
<td>11. Conduction Band Diagram for Metal-Semiconductor Junction</td>
<td>2-17</td>
</tr>
<tr>
<td>12. Conduction Band Diagram for Metal-p^-n System with Different Bandgaps</td>
<td>2-17</td>
</tr>
<tr>
<td>13. Cross-Sectional View of an ES MODFET</td>
<td>2-18</td>
</tr>
<tr>
<td>14. ES MODFET Structure Under the Gate Contact</td>
<td>2-20</td>
</tr>
<tr>
<td>15. Gate I versus V Curve for ES MODFET Sample</td>
<td>2-22</td>
</tr>
<tr>
<td>16. Gate I versus V Curve of MODFET and ES MODFET</td>
<td>2-24</td>
</tr>
<tr>
<td>17. Typical Structure for MBE-grown InGaAs/AlGaAs Pseudomorphic MODFET</td>
<td>2-26</td>
</tr>
<tr>
<td>18. Conduction Band Diagram for InGaAs/AlGaAs MODFET</td>
<td>2-27</td>
</tr>
<tr>
<td>20. Noise Figure versus Normalized Drain Current for a Typical Depletion-Mode GaAs FET at 10 MHz</td>
<td>2-32</td>
</tr>
</tbody>
</table>
Figure | Page
---|---
21. Chip Carrier and Bonding Scheme (inset) | 3-4
22. Configuration of Network Analysis System | 3-6
23. Computed Conduction Band Diagram for Device 2812 | 4-6
24. Computed Conduction Band Diagram for Device 2815 | 4-7
25. Computed Conduction Band Diagram for Device 2816 | 4-8
26. FET Mask Used at UI | 4-12
27. FET Mask Used at AFAL | 4-12
28. Methods of Etching a p⁺ layer: (a) Etching in Entire Channel, Using Source and Drain Metal as a Mask and (b) Etching Through the Gate Window in Photoresist | 4-15
29. Device 2816 Drain-Source I versus V Characteristics | 4-16
30. Plot of Resistances From TLM Patterns for Device 2812-2 | 4-19
31. Drain-Source I versus V Characteristic for Device 2816-2B | 4-21
32. Circuit Diagram for Source Resistance Measurements | 4-22
33. Transconductance and Drain Current versus Gate Voltage for Device 2816-2B | 4-25
34. Gate I versus V Curve for Device 2816-2B | 4-26
35. Calibration Data for a Microstrip Through Line | 4-29
36. Sample Output Data From Network Analyzer Measurements | 4-30
37. Pseudomorphic MODFET Conduction Band Diagrams for (a) ES Device (Calculated) (b) Control Device (Calculated) and (c) ES Device, Based on Observed Data | 5-2
38. Plotted Values of $G_{A,\text{max}}$ and $h_{21}$ for Device 2787-2 | A-2
39. Plotted Values of $G_{A,\text{max}}$ and $h_{21}$ for Device 2812-2 | A-3
<table>
<thead>
<tr>
<th>Figure</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>40. Plotted Values of $G_{A,\text{max}}$ and $h_{21}$ for Device 2815-2</td>
<td>A-4</td>
</tr>
<tr>
<td>41. Plotted Values of $G_{A,\text{max}}$ and $h_{21}$ for Device 2816-2</td>
<td>A-5</td>
</tr>
<tr>
<td>42. Plotted Values of $G_{A,\text{max}}$ and $h_{21}$ for Device 2816-1</td>
<td>A-6</td>
</tr>
</tbody>
</table>
## List of Tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>I. Summary of Different MODFET Structures</td>
<td>2-33</td>
</tr>
<tr>
<td>II. HP 8409C Automatic Network Analysis Equipment</td>
<td>3-7</td>
</tr>
<tr>
<td>III. Accuracy Specifications of Phase-Locked 8409C System</td>
<td>3-10</td>
</tr>
<tr>
<td>IV. Pseudomorphic MODFET Growth Parameters</td>
<td>4-6</td>
</tr>
<tr>
<td>V. Summary of UI Fabrication</td>
<td>4-17</td>
</tr>
<tr>
<td>VI. Summary of AFAL Fabrication</td>
<td>4-18</td>
</tr>
<tr>
<td>VII. Ohmic Contact Resistance Results</td>
<td>4-20</td>
</tr>
<tr>
<td>VIII. Source Resistance and Transconductance of Pseudomorphic MODFET Samples</td>
<td>4-24</td>
</tr>
<tr>
<td>IX. Threshold and Barrier Voltages for Pseudomorphic MODFETs</td>
<td>4-27</td>
</tr>
<tr>
<td>X. Microwave Response Data</td>
<td>4-31</td>
</tr>
</tbody>
</table>
Abstract

In this investigation, modulation doped field-effect transistors (MODFETs) were fabricated. Two recently developed improvements to the MODFET structure were incorporated to produce an electronic device that had never before been fabricated. Highly p-doped surface layers were incorporated under the gate contact of the device. These layers have been shown to increase the Schottky barrier height at the gate contact on devices known as enhanced Schottky (ES) MODFETs. Pseudomorphic AlGaAs/InGaAs technology was also incorporated for its proven unsurpassed electron saturation velocity and resulting high speed of operation. Those two complementary technologies were combined in this effort to produce the ES pseudomorphic MODFET, to take advantage of fast speed of operation and high Schottky barrier heights.

To evaluate the response of these ES pseudomorphic devices, their characteristics were measured and compared directly with those of reference samples fabricated at the same time from the same substrate material. The p-layers of the reference transistors were etched off chemically just before deposition of gate contact metal. The peak transconductance, threshold voltage, contact resistance and barrier height of all devices were measured at direct current (DC). Also, microwave S-parameters were measured over the range of 2 to 12 gigahertz (GHz), and figures of merit were derived from these measurements.
Qualitatively, the performance of devices fabricated in this effort approached the best reported for devices of this family. These devices exhibited transconductance as high as 230 mS/mm. This value is unsurpassed for devices with the 1.35 - 1.5 μm gate lengths used here. Similarly, the devices were capable of providing gain at frequencies as high as 17.5 GHz. These values also are very high for devices with this gate length. Normalized contact resistances were also measured. The lowest value observed here (0.002 Ω-mm) surpasses the best published value of 0.035 Ω-mm for MODFET devices.

Based on calculations using a charge control model developed in an earlier effort, the devices with p-type layers were expected to exhibit higher gate Schottky barrier heights than similar reference samples without p-layers. Unexpectedly, there was no evidence of the enhanced barrier height. Those devices exhibited Schottky barrier heights consistently slightly lower than those of the reference transistors without p-layers, fabricated from the same substrate material. Three different physical phenomena are given as possible explanations for this observation.

The reference transistors similarly exhibited higher transconductance, threshold voltage and microwave response than the samples with p-layers. This observation can be traced to the greater distance between the gate contact and the current conduction channel in the device with the p-layer.
I. Introduction

Motivation

From the first transistor, there has been a continuing, comprehensive effort to develop transistors that are faster, more efficient, more reliable and smaller in size. Modulation-doped field-effect transistors (MODFETs), also known as high electron mobility transistors (HEMTs) and two-dimensional electron gas field-effect transistors (TEGFETs), are one of the latest evolutionary steps in the development cycle. MODFETs, like metal-semiconductor transistors (MESFETs), have a Schottky barrier gate which controls current between source and drain contacts (Fig 1).

However, the novel structure of a MODFET allows for fast operation, surpassing MESFET capability in microwave frequency operation. This feature is a result of the unique properties of the n-type AlGaAs and intrinsic GaAs heterojunction, where charge carrying electrons are confined to a thin, very high mobility quantum well. The MODFET is the fastest commercially available transistor in the world (1), and is second only to the Josephson junction as the fastest operating semiconductor device yet to be realized (2:30).

One critical problem with the MODFET is its inability to support gate voltages larger than the gate barrier height without incurring significant amounts of leakage current. A recent modification to the MODFET structure involves the addition of a thin p⁺-layer beneath the transistor gate
Schottky barrier contact. This modified device is known as an enhanced Schottky (ES) MODFET. The $p^+$-layer alters the gate barrier height, allowing larger voltages to be impressed on the gate. As a result, the addition of this layer has allowed the barrier height to increase from 0.8 eV in the standard MODFET to as high as 1.6 eV (3:1-2). While the ES MODFET allows higher gate voltages, microwave performance, power handling capability and noise immunity of this modified structure have yet to be measured and analyzed.

![Figure 1. MESFET and MODFET Structures (3:1-2).](image)

The high electron mobility of the MODFET was first demonstrated in 1978 (2:28). The MODFET with GaAs and AlGaAs layers was the first used and has been the most widely studied. Recently, however, experiments have been undertaken with new materials in anticipation of improving
device characteristics. Notable among these are InP/InGaAs (4) and AlInAs/InGaAs (5). Another variation uses the InGaAs/AlGaAs system (Fig 2). This device is known as a "pseudomorphic" MODFET because of the crystal structure at the InGaAs-AlGaAs interface (6:564). This structure has improved high frequency performance over the standard MODFET of Fig 1(b). This feature is a result of a higher electron saturated drift velocity in InGaAs compared to GaAs (6:564), and to the improved charge carrier (electron) confinement in the quantum well of the pseudomorphic device. The quantum well in this device is approximately twice as large as that of the standard AlGaAs/GaAs device. The placement of highly doped p⁺-layers on this device to enhance the barrier has yet to be accomplished.

![Diagram of Pseudomorphic InGaAs/AlGaAs MODFET](image)

Fig 2. Pseudomorphic InGaAs/AlGaAs MODFET.
Problem

The concept of modifying gate barrier heights through the use of doped semiconductors was postulated by Shannon (7) and first applied by Eglash, Newman, Pan, Spicer, Collins, and Zurakowski (8). Priddy (3) has shown that the concept can be applied to AlGaAs/GaAs MODFETs, and the gate barrier height raised significantly with a thin p⁺-layer. Ohata, Hida and Miyamoto (9) have shown that the structure exhibits a high direct current (DC) transconductance, as well as a low noise figure and high gain at radio frequencies (RF). Hida, Ohata, Suzuki and Toyoshima (10) have shown that a similar structure with an undoped GaAs layer under the gate also exhibits high DC and RF performance. Since improved performance at high frequencies is an ultimate goal, it is only logical to extend the barrier modification concept to the higher frequency-operating pseudomorphic MODFETs.

The problem then is to extend the concept of barrier enhancement to pseudomorphic MODFETs. GaAs layers doped with Be will be fabricated under the gate contact on pseudomorphic MODFETs. The DC and microwave performance of these devices will also be measured and compared to reference devices without p⁺-layers. The anticipated result is improved noise performance at higher frequencies without an accompanying sacrifice in the device's current gain. Accordingly, the improved performance may then be quantified, and

1-4
its impact for Air Force electronic systems estimated.

**Scope**

The purpose of this thesis is to fabricate, characterize and analyze the high frequency response of the pseudomorphic ES MODFET. DC and high frequency performance measurements will be made. The responses of the ES pseudomorphic MODFET with a p+ -cap will be compared to similar (control) devices without p+ -layers, made from the same wafer. No refinement of the theory developed for ES MODFETs will be undertaken.

**Major Results**

Pseudomorphic MODFETs with p+ -layers were successfully fabricated. The resultant barrier characteristics were not as expected. Instead of enhancing the barrier, the p+ -layer consistently produced slightly lower gate Schottky barriers. This result may be attributed to one of two causes.

The very high doping of the p+ -layer may have been beyond the saturation limit. This would result in precipitation of Be dopant atoms at the GaAs/AlGaAs interface, altering band structure and lowering the barrier.

A second possibility is that the band structure of the pseudomorphic MODFET is sufficiently different from the standard MODFET that the theory developed by Priddy (3) does not accurately predict the behavior of this device. The p+ -layer could itself cause undesired band bending, resulting in the lower barrier.
The control samples exhibited higher threshold voltage, transconductance and microwave response as compared to the devices with p⁺-layers. These results are a consequence of the smaller distance between the gate contact and the conducting channel in the control sample.

**Sequence of Presentation**

Chapter II summarizes the critical elements of the MODFET theory. It describes the basic principles of the MODFET, and highlights the needs that motivated the development of the ES MODFET and the pseudomorphic MODFET. These new structures and rationale for developing a pseudomorphic MODFET with a p⁺-layer are described. Parameters that describe the high frequency behavior of these different devices are also discussed. Chapter III describes the equipment used to fabricate and evaluate MODFET devices. Chapter IV discusses the fabrication, experimental instrumentation arrangement and procedures implemented to evaluate device performance. The experimental results are also presented. Chapter V analyzes the results of this procedure. Conclusions and recommendations for future study of these devices are noted in Chapter VI.
II. Theoretical Development

In this thesis effort, the high frequency performance of certain MODFET structures are measured and compared. It is necessary to first describe the basic MODFET and the rationale for varying the structure to improve performance. The criteria for quantifying that improvement must be defined. The basic principles of the MODFET will be noted, including its fabrication, principles of charge transport, and modes of operation. The ES and pseudomorphic MODFETs will be introduced as solutions to certain limitations of the standard device. The integration of those complementary technologies to produce a higher performance device will be introduced. Finally, the parameters to measure that performance at microwave frequencies will be discussed.

In conventional MESFETs, electron donors incorporated into the semiconductor material provide charge carrying electrons. These electrons carry charge through the active regions of the device. Naturally, with higher impurity concentrations in a material, more electrons should be available to carry current, and the device can be switched on and off faster, as a result. However, higher doping means that there are more atoms with which the free electrons may interact via their coulombic potentials (11:774). Ionized impurity scattering is one mechanism which decreases the efficiency of electrons in carrying charge through a
transistor, and is the dominant mobility-limiting mechanism at low temperatures. This decreases the mobility of primary charge carriers (electrons in this case) in the active region of the device (12:1015). This parasitic mechanism is circumvented with the unique structure of MODFETs. The electrons are delocalized from their donor atoms.

MODFETs

In these devices, electrons are donated by impurities in n-doped $\text{Al}_x\text{Ga}_{1-x}\text{As}$, where $x$ is the mole fraction of Al (Fig 3). These electrons diffuse to and are transported through the undoped GaAs layer. There they exhibit very high saturation velocities. As a result, MODFETs can be switched on or off in less than 10 picoseconds ($10^{-11}$ seconds) (2:28). The devices provide current amplification at frequencies as high as 70 gigahertz with a 0.25 μm gate length (13:142).

To amplify on MODFET characteristics, it is necessary to first discuss the structure and fabrication of the device.

Structure and Fabrication. MODFET fabrication requires two distinct processing steps. First, the GaAs and AlGaAs crystal layers of the structure are grown on a chromium-doped, semi-insulating GaAs substrate. This is achieved using a thin-film growth technique, such as molecular beam epitaxy. Second, individual MODFETs are then defined on the grown material using standard fabrication techniques.
Molecular Beam Epitaxy (MBE). The AlGaAs and undoped GaAs layers of the MODFET are grown by MBE on semi-insulating GaAs substrates, as indicated in Fig 3. The process is similar to that used for MBE-grown MESFETs. A nominal 1 μm thick GaAs layer, the buffer layer, is grown at a substrate temperature of 580° C (12:1018). This provides a high quality, defect-free interface on which the next layers of material are grown (14:22). An intrinsic AlGaAs layer, called the separation or setback layer, is grown next. It is typically 20-60 Å thick. It is followed by an n-type layer, 300-600 Å thick, also of AlGaAs. This n-AlGaAs layer is nominally silicon-doped to $2 \times 10^{18}$ cm$^{-3}$ (15:118). There may be a GaAs cap layer grown on the AlGaAs to facilitate ohmic contact at the drain and source. Alternately, the n-AlGaAs may be graded down to GaAs near the surface.

Fig 3. Cross-Sectional View of a MODFET (14).
Field Effect Transistor (FET) Fabrication. After MBE growth, individual FETs are fabricated from the MBE-grown epitaxial layers. Standard optical lithography techniques are normally used. However, the fabrication of submicron geometry FETs requires electron beam lithography.

FET fabrication requires several steps. First, individual devices are isolated in the crystal. Ohmic source and drain contacts are then formed, followed by the metallization of a Schottky barrier-gate. The process is illustrated in Fig 4.

The individual MODFET structures are isolated by chemically etching to the semi-insulating GaAs layer, leaving mesas of active material separated by non-conducting regions. An etchant containing hydrofluoric acid, hydrogen peroxide, and deionized water is commonly used. Alternatively, isolating implants may also be used.

Source and drain contacts are formed next. Typically, AuGe, Ni, and Au layers are evaporated onto the device. These metals are evaporated onto the wafer, either thermally or with an electron gun. Following metallization, the contacts are made ohmic by alloying for a short time (30-60 sec) at 400-500° C. This facilitates the diffusion of Ge into the active layers, past the AlGaAs/GaAs heterointerface, and contact with the GaAs buffer layer (14:53). The result is a high ohmic, n-type region under the source and drain contacts.
Fig 4. Fabrication Process for MODFET.
The Schottky barrier-gate is formed next. Often, the material under the gate region is partially etched to place the gate contact closer to the AlGaAs-GaAs interface. Recessing is performed by chemical etching, reactive ion etching, or ion milling. This recessment places the gate contact very close to the GaAs buffer layer and facilitates improved transistor control via the gate Schottky barrier. The gate is finally metallized. The gate metal is chosen for its ability to adhere to the AlGaAs and for the Schottky barrier height it produces. It is often Al or a Ti and Au combination.

A completely fabricated MODFET consists of active regions of AlGaAs and GaAs on a semi-insulating GaAs substrate. Atop these active regions are the source, gate and drain contacts. Under applied bias, current flows between drain and source contacts. A bias voltage applied to the gate modulates this current.

**Principles of Operation.** As a heterojunction structure, MODFETs operate as a consequence of the unique properties of the interface between GaAs and AlGaAs. To understand MODFET operation, the energy diagrams that result from the heterojunction must be examined. The two-dimensional electron gas (2DEG) that forms at the AlGaAs/GaAs interface may then be understood. It will be shown that the Schottky barrier gate controls charge in the 2DEG, and the electrical characteristics of the gate determine whether the device operates in enhancement or depletion mode.
Energy Bands. As shown in Fig 5, AlGaAs is a wide bandgap material, while GaAs has a relatively narrow gap. When n-AlGaAs and intrinsic GaAs are joined at a junction as shown in Fig 6, their Fermi energy levels ($E_F$) must line up. Valence bands ($E_v$) and conduction bands ($E_c$) in the two materials must therefore bend.

![Energy Band Diagram of AlGaAs and GaAs](image)

**Fig 5.** Bandgaps of AlGaAs and GaAs (3:2-7).

![Energy Band Diagram of AlGaAs/GaAs Heterojunction](image)

**Fig 6.** Energy Band Diagram of an AlGaAs/GaAs Heterojunction (3:2-9).
To establish the same $E_f$ in both materials, electrons in n-AlGaAs must diffuse to the GaAs. This depletes charge from the n-AlGaAs, and the bands bend due to the charge separation. A conduction band discontinuity, $\Delta E_c$, due to the difference in bandgaps, causes a potential barrier that prevents electrons from returning to the AlGaAs. As a result, electrons are separated from their donor atoms and trapped in the triangular potential well in GaAs (Fig 6). At room temperature and below, electrons do not have enough thermal energy to overcome the barrier. Obviously at lower temperatures, the carriers in the quantum well are well-confined. The undoped AlGaAs layer shown in Fig 6 is inserted to spatially separate the donated electrons from their donor atoms (16:691). That lowers coulombic interaction and increases transconductance (17).

Fig 7. Conduction Band Diagram for a MODFET with Gate Contact (3:2-9).
With a gate contact added, the energy band diagram takes the form shown in Fig 7. The gate contact causes further bending in the AlGaAs, due to the potential of the Schottky barrier, $\phi_b$, and charge depletion. Negative applied gate voltage causes further bending, while positive bias decreases the barrier (18:1020).

Two Dimensional Electron Gas. As mentioned, electrons are trapped in a triangular potential well in GaAs near the heterojunction. The well is approximately 100 Å thick (19:705). Electrons cannot return to the AlGaAs because of the barrier, but are free to move along the heterointerface. Ionized impurity scattering does not hinder this motion, because of the very low impurity concentration in intrinsic GaAs. Thus the carriers have a high mobility in their quasi-2DEG confinement. The 2DEG name arises from the fact that electrons move unrestricted along the length and width of the heterojunction. The thickness of the electron gas is very small (10-100 Å) in comparison to the typically 1 μm gate length and 20-300 μm gate width.

Modes of Operation. The gate Schottky barrier, placed on the doped AlGaAs layer, controls the charge and current in the 2DEG in the MODFET "channel". The doped AlGaAs is depleted of electrons at the AlGaAs-GaAs interface by electrons diffusing into GaAs, but this is limited to about 100 Å for $10^{18}$ cm$^{-3}$ doping in the AlGaAs layer (12:1019). The Schottky barrier built-in voltage also depletes charge from
the metal-AlGaAs surface. By comparing Fig 1(a) and (b), it is evident that a parasitic MESFET path exists in the AlGaAs layer, just as in the GaAs channel of the MESFET (17). To avoid conduction in this path, it is necessary to choose parameters such that the AlGaAs-GaAs interface and AlGaAs-metal surface depletion regions just overlap, depleting charge in the n-AlGaAs. This is the reason for recessing the gate during fabrication. It places the gate sufficiently close to the GaAs layer and causes depletion regions to overlap, eliminating conduction in the MESFET.

The resultant operation of a MODFET is similar to that of a MESFET: the Schottky barrier gate voltage controls the number of electrons in the 2DEG by raising or lowering the interface barrier. The number of electrons in the 2DEG determine the amount of current that flows from the source to drain. This relationship can be stated (20:208):

\[
n_s = \varepsilon_2 (V_g - V_{off}) / q (d + \Delta d) \text{ (cm}^{-3}\text{)}
\]

\(n_s\) = charge concentration in 2DEG, for \(V_g > V_{off}\)
\(\varepsilon_2\) = dielectric constant in AlGaAs (F/cm\(^2\))
\(q\) = electronic charge (C)
\(d\) = total thickness of AlGaAs beneath gate (see Fig 8)
\(d = d_d + d_i\) (Å)
\(d_d\) = thickness of n-doped AlGaAs (Å)
\(d_i\) = thickness of intrinsic AlGaAs (buffer layer) (Å)
\(\Delta d\) = average effective displacement of 2DEG in the GaAs from the heterointerface (Å) (21:1400)
\(V_g\) = gate voltage (V)
\[ V_{\text{off}} = \text{threshold voltage}; \text{ minimum gate voltage for charge concentration (V)} \]

\[ V_{\text{off}} = \phi_b - \Delta E_c - V_{p2} \]  \hfill (2)

(neglecting temperature dependence of Fermi level)

\[ \phi_b = \text{Schottky barrier height (eV)} \]
\[ \Delta E_c = \text{conduction band discontinuity at heterojunction (eV)} \]

\[ V_{p2} = q N_d d_d^2 / 2 \varepsilon_2 \]  \hfill (3)

\[ N_d = \text{carrier concentration in AlGaAs (cm}^{-3}\text{)} \]
\[ d_d = \text{thickness of doped AlGaAs beneath gate (Å)} \]

**Fig 8. MODFET Dimensions.**
Rewriting Eq 1,

\[ n_s = \frac{\varepsilon_2 [V_g - (\phi_b - \Delta E_C - V_p)]}{q(d + \Delta d)}. \]  (4)

In the depletion mode (normally on), the surface depletion region just extends to the GaAs-AlGaAs interface depletion region. Application of negative gate bias will turn the device off by depleting the electron gas. This structure is generally used for discrete applications, such as microwave low-noise amplifiers, since the power consumption is too high for large scale integration (2:32).

In enhancement mode (normally off) devices, the gate is recessed further than in depletion devices; that is, \( d_d \) is small. This type of device, with low power dissipation, is used as a switch in high-speed digital integrated circuits (2:32). The gate built-in voltage depletes the doped AlGaAs, overcomes the built-in potential at the heterointerface, and depletes the electron gas. No charge flows from source to drain unless a positive gate voltage, greater than the threshold voltage, \( V_{off} \), is applied. However, there is a maximum value of voltage associated with this before the parasitic MESFET in n-AlGaAs begins to conduct. Also, leakage in the Schottky diode occurs above that maximum. That maximum gate voltage is 0.6 to 0.8 V (3:1-1).

**I-V Characteristics.** When a drain to source voltage, \( V_{ds} \), is applied, current, \( I_{ds} \), flows in the source-drain
path. It is regulated by the voltage applied to the Schottky barrier gate (20:209):

\[ I_{ds} = \frac{\epsilon_2 W}{d + \Delta d} [(V_g - V_{off})V_{ds} - 0.5V_{ds}^2] \text{ (mA)} \quad (5) \]

where \( W \) = gate width (\( \mu \)m).

Equation 5 applies for \( V_{gs} < V_{gs,sat} \), the source to gate saturation voltage. Equation 5 and experimental data for a typical MODFET are plotted in Fig 9.

![Graph](image)

**Fig 9. Output Characteristic for MODFET (20:211).**

The speed of operation of a FET is determined in part by its transconductance. The larger the transconductance (slope of drain current versus gate voltage), the higher the
device speed. An approximate equation for transconductance is given for short gate lengths (3.2-27):

\[ g_{m0} \approx \frac{\varepsilon_2 W v_s}{(d + \Delta d)} \]  

(6)

\( g_{m0} \) = intrinsic transconductance (mS)

\( v_s \) = saturated drift velocity of electrons in the 2DEG. (cm/s)

\( W \) = gate width

In the MODFET, the denominator of (6) is nearly independent of bias, and \( g_{m0} \) remains nearly constant until the device is biased near pinchoff.

The extrinsic transconductance, \( g_m \), that is observed at the external contacts, is lower than \( g_{m0} \) owing to parasitic source resistance. This quantity is related to the extrinsic transconductance by

\[ g_m = \frac{g_{m0}}{1 + g_{m0} R_s} \]  

(7)

where \( R_s \) is the source resistance of the MODFET (a).

The transconductance of a device may also be defined as a change of drain current with respect to a change in gate voltage, for a given drain voltage (22:176). It is an indication of the amplification (gain) capability of the device. As Fig 10 shows, the MODFET at 77 and 300 K exhibits a steep \( I_{ds} \) versus \( V_g \) curve. Compared to a metal-oxide semiconductor (MOSFET) and MESFET, the MODFET has a high \( g_m \).
This is also a direct result of the higher electron saturation velocity, \( v_s \), in the MODFET. The higher transconductance means that the MODFET amplifies gate voltage very well, leading to a high gain.

![Drain Current Versus Gate Voltage Characteristic](image)

**Fig 10.** Drain Current Versus Gate Voltage Characteristic of the MODFET, MESFET, and MOSFET Devices (2:32).

As stated earlier, the parasitic MESFET in the AlGaAs layer and gate leakage current limit the maximum gate biasing voltage of normally-on MODFETs. That limit is approximately 0.8 V. Ostensibly, the problem could be overcome by choosing a gate metal that produces a higher Schottky barrier height, \( \phi_b \). Unfortunately, the range of available metals with sufficient work functions and acceptable physical contact to an AlGaAs layer is severely limited. In
addition, the presence of interface states and a thin interfacial layer also reduce the range of available Schottky barrier heights (7:537).

**Enhanced Schottky (ES) MODFETs**

The development of ES MODFETs was undertaken in response to the limited gate voltage which can be impressed on a MODFET. In principle, if the Schottky barrier height can be increased, higher gate voltages can be realized. This, in turn, leads to lower gate leakage, higher signal-to-noise ratio, and less conduction through the AlGaAs parasitic MESFET at moderate gate voltages. This improvement leads to a wider range of amplifier applications for the device.

Shannon (7) has suggested that device designers need not be limited to Schottky barrier heights that can be realized from the limited number of materials and semiconductors. Instead, doped surface layers between the gate metal and semiconductor may be used to provide the desired barrier height. The surface layer must have a net space charge opposite in sign to that of the depleted part of the bulk semiconductor.

Highly doped n-type surface layers decrease the Schottky barrier height, and p⁺-layers increase the height. Since the ES MODFET design increases the barrier height, only the p⁺-layer will be discussed further.

Figure 11 shows the conduction band diagram for a Schottky diode. Figure 12 shows a conduction band diagram for a metal-p⁺-n structure where the materials have differ-
ent bandgaps. Clearly, the energy band in the semiconductor is distorted by the $p^+$-layer. The surface potential of the n-type layers at the gate is raised by the $p^+$-layer, if the $p^+$-GaAs doping is much higher than the n-AlGaAs doping (9:434).

Fig 11. Conduction Band Diagram for Metal-Semiconductor Junction.

Fig 12. Conduction Band Diagram for Metal-$p^+$-n System with Different Bandgaps (3:2-17).
**Structure and Fabrication.** The structure of the ES MODFET is identical to that for the standard MODFET (Fig 3), with two exceptions. With the ES MODFET device, there is a p+ layer beneath the gate, and the gate is not recessed (Fig 13). Fabrication of the two structures is also similar.

With respect to standard MODFETs, undoped GaAs, intrinsic AlGaAs and n-AlGaAs layers are grown on a semi-insulating substrate. A GaAs p+ layer is grown next. It is typically 75-100 Å thick and Be doped with the acceptor concentration \((N_a)\) approximately equal to \(10^{19} \text{ cm}^{-3}\). An isolation mesa etch follows the growth. Source and drain contacts are evaporated onto and alloyed into the p+ layer to form ohmic contacts. The gate is then patterned and the metal evaporated. Finally, the unique step of etching the p+ layer outside the gate area is performed. This step ensures that no MESFET path exists in the p+ layer.

![Fig 13. Cross-Sectional View of an ES MODFET (23).]
Modes of Operation. Priddy (3) has charge control-modeled the electrostatic potential and electric field in the gate region of the ES MODFET, based on a solution of Poisson's equation, with known boundary conditions. It is known that, at each layer interface (Fig 14), the product of the dielectric constant and electric field, $\varepsilon E$, is constant. Additionally, the electrostatic potential is constant across the boundaries, except for known discontinuities at heterointerfaces. A value for the Schottky barrier at the metal-$p^+$-GaAs interface is assumed. Choosing a zero value of electrostatic potential at the 2DEG, potentials can be determined in the undoped AlGaAs, the $n$-AlGaAs and the $p^+$-GaAs.

It was shown that by varying the doping and thickness of the $p^+$-layer, the Schottky barrier height can be controlled. The higher the doping, the larger the barrier height. Also, the thickness of the $p^+$-layer must be chosen, in conjunction with the $n$-AlGaAs thickness, to deplete the $n$-AlGaAs layer for proper transistor operation, both in the depletion and enhancement mode. From a practical viewpoint, this must be considered because the gate of the ES MODFET can not be recessed without etching the $p^+$-layer. Recessing is the normal method for enhancing the electric field under the gate. Charge control for the ES MODFET is very similar to the standard MODFET in both enhancement and depletion modes, but the applied gate voltages necessary to effect a similar
change in conduction is higher. Equation 1 must be modified for the ES MODFET. Since the p⁺-layer (Fig 14) has a thickness, t, the equations for distance between the gate and heterojunction must be modified relative to that of the standard MODFET (3:B-11). Therefore (3:B-11),

\[
\begin{align*}
\text{Gate Metal} & \quad x = d + t \\
p⁺-GaAs \text{ Region III} & \quad x = d \\
doped \text{ AlGaAs Region II} & \quad x = d_i \\
undoped \text{ AlGaAs Region I} & \quad x = 0 \\
2\text{DEG} & \\
\text{undoped GaAs} & \\
\text{Semi-insulating Substrate} & 
\end{align*}
\]

Fig 14. ES MODFET Structure Under the Gate Contact (3:B-2).

\[
d' = d_d + d_i + \varepsilon_2 t / \varepsilon_1 \tag{8}
\]

where,

- \(d'\) = effective distance between gate and heterojunction in ES MODFET (Å)
- \(\varepsilon_1\) = dielectric constant of GaAs (F/cm²)
- \(t\) = thickness of p⁺-layer (Å).
In addition, the threshold voltage $V_{\text{off}}$ is raised by the addition of the $p^+$-layer. The result can be expressed as:

\[
V_{\text{off}}' = \phi_b + \frac{qN_a t^2}{2\epsilon_2} - \frac{qN_d d t}{\epsilon_1} - V_p^2 \quad \text{(V)}
\]  

(9)

where $N_a = p^+$-doping in GaAs cap layer (cm$^{-3}$).

This leads to a new description of the ES MODFET 2DEG concentration, $n_s'$, which is:

\[
n_s' = \frac{\epsilon_2}{q(d' + \Delta d)}(V_g - V_{\text{off}}') \quad \text{(cm$^{-2}$)}
\]  

(10)

The maximum barrier height, $V_{\text{max}}'$, for the device is given by (3:4-3):

\[
V_{\text{max}} = V_{\text{off}}' + \Delta E_c + \frac{qN_d d^2}{2\epsilon_2} \quad \text{(V)}
\]  

(11)

Substituting $V_{\text{off}}'$ from Eq 9,

\[
V_{\text{max}} = \phi_b + \frac{qN_a t^2}{2\epsilon_2} - \frac{qN_d d t}{\epsilon_1} + \Delta E_c.
\]  

(12)

The new barrier height is primarily dependent on the doping and the thicknesses of the $n$-AlGaAs and $p^+$-GaAs layers. It is also dependent on the discontinuity in the conduction band at the heterointerface of those layers.

An example calculation may be performed. Using correct constant values (22:513) and $N_d = 3 \times 10^{18}$/cm$^3$, $N_a = 2 \times 10^{19}$/cm$^3$, $t = 100$ Å and $d_d = 320$ Å, a value of $V_{\text{max}}$ may
be determined. With $\Delta E_c = 0.24$ V for the Al mole fraction $x = 0.3 \ (3:xi)$, the value of $V_{\max}$ is higher than $\psi_b$ by 0.4 V.

A formula for the ES MODFET intrinsic transconductance $(g_{m0}')$ based on the new effective gate-2DEG distance, is given as $3:2-27$:

$$g_{m0}' \approx \frac{\varepsilon_s W V_s}{d' + \Delta d} \text{ (mS/mm)}$$

(13)

Since $d'$ is greater than $d$ for the standard MODFET, the device transconductance should decrease. For a comparison, see Eq (6).

**I-V Characteristics.** Fig 15 shows a gate I-V curve for an ES MODFET. Note that no significant gate leakage current flows until the gate voltage is above 1.3 V.

![Fig 15. Gate I versus V Curve for ES MODFET Sample (3:D-18).](image-url)
Comparison of Standard and ES MODFETs

The barrier height for the ES device is significantly higher than for the standard MODFET, as the experimental data in Fig 16 indicates. This leads to a better noise immunity for the ES structure. A 3 dB increase in signal-to-noise ratio has been calculated (3:6-7). It is difficult for energetic carriers to overcome the Schottky barrier and cause noisy operation. The higher barrier also leads to increased reliability, since there is a smaller probability that a transient voltage spike at the gate will damage the device. Additionally, the presence of the $p^+$ layer should reduce variability in device threshold voltages, which are due to poor layer thickness control. In addition, $V_{\text{off}}'$ for the ES MODFET should be less sensitive to small fluctuations in the surface layer thickness when compared to $V_{\text{off}}$ for a standard MODFET (10:604).

The ES MODFET has the added benefit of tailored barrier height. By control of $p^+$-layer thickness and doping, any barrier up to the AlGaAs barrier height can be selected (3:1-3). Therefore, the ES MODFET is more versatile.

Pseudomorphic MODFETs

Another variation on MODFET structure is one in which an InGaAs/AlGaAs heterojunction system replaces the one consisting of GaAs/AlGaAs. Also called the strained quantum well MODFET, this device has certain advantages over the more widely studied GaAs/AlGaAs system.
Fig 16. Gate I versus V Curve of MODFET and ES MODFET (3:6-7).

Need for Pseudomorphic MODFETs. In this structure, large conduction band discontinuities at the heterointerface, $\Delta E_C$, can be realized with a low mole fraction in the $\text{Al}_x\text{Ga}_{1-x}\text{As}$. In the GaAs/AlGaAs system, an aluminum mole fraction greater than 0.2 is required to provide a sufficiently large $\Delta E_C$, which is necessary to minimize the
effects of hot electron injection and parasitic MESFET conduction (6:564). However, this high mole fraction is responsible for the problem of persistent photoconductivity. When exposed to light, MODFETs at low temperatures produce a photocurrent that decays over several days (2:35). Deep level traps (D-X centers) in the Al\textsubscript{x}Ga\textsubscript{1-x}As are believed to be the cause (6:564). The InGaAs/AlGaAs pseudomorphic system avoids these problems with a lower Al mole fraction. This reduces the D-X occupation probability, but maintains the high $\Delta E_c$.

Also, electron saturated drift velocities, $v_s$, in the pseudomorphic MODFET are 20% higher than similar structures using GaAs (24:564). In low Al mole fraction Al\textsubscript{x}Ga\textsubscript{1-x}As, there is also a lower trap density. Higher doping densities are also possible because of reduced donor concentration. The transconductance in the InGaAs MODFET may be superior because of a smaller average distance of the 2DEG from the heterointerface. This is due to improved carrier confinement in the quantum well (6:565), and to the higher saturation velocity in the InGaAs.

**Structure and Fabrication.** The structure of an InGaAs/AlGaAs MODFET is shown in Fig 17. It is essentially the same as a standard MODFET, but a layer of undoped In\textsubscript{y}Ga\textsubscript{1-y}As is interposed between the unintentionally doped GaAs buffer layer and AlGaAs. The 2DEG is confined in this layer. The y-mole fraction has varied from 0.05 to 0.2 in experiments to date (6:565). The InGaAs layer is lattice
mismatched to AlGaAs, but is sufficiently thin and the mismatch is accommodated entirely by elastic strain. A GaAs/AlAs superlattice beneath the buffer relieves that strain. The interface between materials is essentially free from dislocations. The thin layer is therefore called "pseudomorphic" (25:491). The resultant band diagram is shown in Fig 18.

Pseudomorphic MODFETs have improved transport properties over standard MODFETs, because of greater carrier confinement and saturation velocity. However, they suffer the same limitations in barrier height as the standard MODFET. The next logical developmental step is to apply the technology used in ES MODFETs to pseudomorphic MODFETs. That is, the addition of the p⁺-layer should increase the barrier height as it did for standard MODFETs.

![Figure 17](image_url)

**Fig 17. Typical Structure for MBE-Grown InGaAs/AlGaAs Pseudomorphic MODFET (24:629).**
Fig 18. Conduction Band Diagram for InGaAs/AlGaAs MODFET. The Conducting Channel Forms a Two-Dimensional Electron Gas in the InGaAs Quantum Well (24:629).

**Enhanced Schottky Pseudomorphic MODFETs**

To realize the goal of enhanced Schottky barriers on pseudomorphic MODFETs, the structure of Fig 19 may be used. The layers are very similar to that for the pseudomorphic MODFET (Fig 17) including the GaAs/AlAs superlattice, but a p⁺-layer is grown in place of the n⁺-cap layer. FET structures are defined above this layer. The conduction band diagram may be modelled as for an ES MODFET, using the proper value of $\Delta E_C$ for the pseudomorphic MODFET in the model derived in (3).

The primary purpose of this experimental effort is to evaluate the addition of the p⁺-layer to the pseudomorphic MODFET and its impact on microwave and noise performance.
Parameters that will be used to characterize this impact must be defined and described.

<table>
<thead>
<tr>
<th>Layer Description</th>
<th>Thickness</th>
</tr>
</thead>
<tbody>
<tr>
<td>100 Å p⁺ - GaAs</td>
<td></td>
</tr>
<tr>
<td>350 Å n - Al₀.₁₅Ga₀.₈₅As</td>
<td></td>
</tr>
<tr>
<td>30 Å Undoped Al₀.₁₅Ga₀.₈₅As</td>
<td></td>
</tr>
<tr>
<td>2DEG</td>
<td></td>
</tr>
<tr>
<td>200 Å In₀.₁₅Ga₀.₈₅As</td>
<td></td>
</tr>
<tr>
<td>0.5 μm Unintentionally Doped GaAs</td>
<td></td>
</tr>
<tr>
<td>20 Period GaAs/AlAs Superlattice</td>
<td></td>
</tr>
<tr>
<td>1 μm Unintentionally Doped GaAs</td>
<td></td>
</tr>
</tbody>
</table>

**Fig 19. Structure for MBE Grown ES Pseudomorphic MODFET.**

**Microwave Performance**

Transistors used at microwave frequencies frequently operate as amplifiers. The device's ability to amplify signals with little noise at the highest possible frequency best characterizes their performance. Therefore, the most important considerations for a microwave transistor, in addition to its DC characteristics, are bandwidth, gain and noise (26:91).
To characterize the microwave response, standard figures of merit commonly used in microwave measurements will be studied for their ease of measurement and relevance to the bandwidth, gain and noise factors.

**Unity Current Gain Frequency.** This widely used figure of merit is defined in terms of the average time necessary for a charge carrier travelling at an average velocity \( v_{avg} \) to traverse the channel of a field effect transistor (from source to drain or vice versa).

\[
f_T = \frac{1}{2\pi t_d} \quad \text{(GHz)}.
\]  

(14)

Here \( f_T \) is the unity current gain cutoff frequency, and \( t_d \) is the average time necessary for an electron to travel through the channel. This measure describes the frequency at which the device can no longer provide current amplification, and is therefore a measure of the bandwidth of the transistor. The delay \( t_d \) is merely the gate length \( L_g \) divided by the saturation velocity \( v_{avg} \). Therefore,

\[
f_T = \frac{v_{avg}}{2\pi L_g}.
\]  

(15)

In a wideband lumped circuit, \( f_T \) is expressed as (27:118):

\[
f_T = \frac{g_m 0}{2\pi C_{gs}}
\]  

(16)

where \( C_{gs} \) is the gate-to-source capacitance, and \( g_m 0 \) is the
intrinsic transconductance of the device. Under the short channel approximation (10:601), \( g_{m0} \) is given for a MODFET as

\[
g_{m0} = \frac{C_{gs} v_s}{Lg} \quad \text{(mS)}
\]

and

\[
C_{gs} = \frac{\varepsilon_s L g W}{t_1} \quad \text{(pF)}
\]

where \( v_s \) is the saturation velocity of carriers in the channel (cm/s), \( W \) is the gate width (\( \mu \) cm/\( \mu \) s), \( \varepsilon_s \) is the permittivity of the semiconductor material between the gate and the 2DEG (F/cm\(^2\)), and \( t_1 \) is the total thickness of that material (A). Substituting Eq 17 into Eq 16 results in Eq 15, which shows that the cutoff frequency is only dependent on the saturation velocity of carriers in the 2DEG and the length of the channel.

**Noise Figure.** It is desirable for a transistor to amplify microwave signals without adding significant amounts of noise to the amplified signal. Noise is a function of frequency. Intrinsic noise sources in a FET include thermally-generated channel noise and noise induced at the gate. The gate and drain resistances of the FET, as well as bonding pad resistances, also increase the noise generated (26:36).

To provide a relative measure of how well a device amplifies without adding noise, another figure of merit was developed. The overall effect of many noise sources in a
microwave transistor is frequently specified via the noise figure (NF) of the circuit. The noise figure of any two-port network can be defined in terms of its performance with a standard noise source connected to its input terminals (27:122).

\[
NF = \frac{\text{Available noise power at output}}{\text{Available noise power at input}} = \frac{P_{\text{no}}}{GkTB}
\]  

(19)

where \(GkTB\) is the available noise power of a standard noise source in a bandwidth \(B\) at temperature \(T\) with Boltzmann's constant \(k = 1.381 \times 10^{-23} \text{ J/}^\circ\text{K}\). This product is the input noise power, \(P_{ni}\), where \(G\) is the available power gain of the network at the bandwidth considered, and \(P_{no}\) is the available noise power at outputs. That quantity, \(P_{no}\), arises from noise generated within the network and from the amplification of the input noise.

Noise figure may also be defined as the ratio of the available signal-to-noise power ratio at the input, \(P_{si}/P_{ni}\), to the available signal-to-noise power ratio at the output, \(P_{so}/P_{no}\) (26:140):

\[
NF = \frac{P_{si}/P_{ni}}{P_{so}/P_{no}} = \frac{P_{si}}{P_{so}} \cdot \frac{P_{so}}{P_{ni}}
\]  

(20)

This follows directly from Eq 18, where \(G\) is defined as the ratio of output signal power to input signal power.

Obviously, it is desirable to minimize NF. At microwave frequencies, the input and output powers are a function of
the impedance match of the input and output circuitry to the amplifying transistor. A perfect input and output conjugate impedance match minimizes NF.

Noise performance is dependent on gate bias and, to a lesser extent, on drain bias (28:245). A typical drain bias dependence of NF for a GaAs FET is illustrated in Fig 20. Drain bias is normalized to its saturated value at zero gate bias, $I_{dss}$, for a depletion mode device.

![Graph of Noise Figure versus Normalized Drain Current](image)

**Fig 20.** Noise Figure versus Normalized Drain Current for a Typical Depletion-Mode GaAs FET at 10 MHz (28:246).

In summary, NF is a figure of merit that depends on frequency, device noise generation, impedance matching and bias conditions. It is, nevertheless, a useful descriptor
of FET amplifying performance when properly applied.

**Maximum Frequency of Oscillation.** The power gain of a transistor is another important descriptor of its microwave performance. The frequency where the maximum available power gain of the transistor \( G_{A,\text{max}} \) falls to unity is called the maximum frequency of oscillation \( f_{\text{max}} \) (26:32). \( G_{A,\text{max}} \) falls off with frequency at a rate of 6 dB/octave in microwave transistors (26:33).

**Summary.**

Four different variations on the MODFET structure have now been outlined. The structural characteristics of these devices are summarized in Table I. Their relative performance can be measured at microwave frequencies. Bandwidth capability can be quantified through the measurement of \( f_T \). Noise performance is based on the measurement of \( NF \). The relative capability of the devices to amplify may be indicated via the measurement of \( f_{\text{max}} \).

<table>
<thead>
<tr>
<th>Device</th>
<th>Structure</th>
<th>( p^+ ) beneath gate</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard MODFET</td>
<td>AlGaAs on GaAs</td>
<td>No</td>
</tr>
<tr>
<td>ES MODFET</td>
<td>AlGaAs on GaAs</td>
<td>Yes</td>
</tr>
<tr>
<td>Pseudomorphic MODFET</td>
<td>AlGaAs on InGaAs</td>
<td>No</td>
</tr>
<tr>
<td>ES Pseudomorphic MODFET</td>
<td>AlGaAs on InGaAs</td>
<td>Yes</td>
</tr>
</tbody>
</table>
III. Equipment

Equipment used in this effort included fabrication, packaging and test equipment. FETs were fabricated on MBE-grown films using standard microelectronic laboratory equipment in two different clean room facilities: that of the University of Illinois (UI) and one at the Air Force Wright Aeronautical Laboratory's Air Force Avionics Laboratory (AFAL). Additional equipment was then used to dice and package the finished devices at AFAL. Finally, DC and microwave test instrumentation was used to evaluate device performance after packaging.

Fabrication Equipment

Manufacturing MODFETs from MBE-grown material requires a photoresist spinner, curing ovens, a mask aligner and mask set, metal evaporation system and alloying oven.

Photoresist Spinner. A photoresist spinner was utilized to deposit thin, uniform layers of positive photoresist on wafers for subsequent processing. The photoresist spinner assembly consists of the spinning chuck and the unit which controls spin speed and duration. A vacuum pump attached to the photoresist spinner secures the wafers in place. A Headway Research model was used at UI and a Solitec unit at AFAL.

Curing Ovens. Small hot plate ovens at different temperatures were used for drying wafers, and for pre- and post-baking photoresist. Thermolyne OV-10600 ovens were
used at 70°, 90° and 110° C at UI. Precision Corporation mechanical convection ovens were used at 70, 90 and 150° C at AFAL.

**Mask Aligner and Mask Set.** A Karl Suss model MTB 3HP UV400 mask aligner was used at UI and a Karl Suss MJB-3 at AFAL. After mask alignment, wafers were exposed to ultraviolet light for a period long enough to fully solubilize the photoresist in use.

**Evaporation System.** Electron gun and thermal evaporation systems were used for the evaporation of the metal contacts and overlays onto the wafer surfaces at high vacuum. A Perkin-Elmer bell-type chamber was used at UI (Ultek RCS model) and a Temescal FC-1800 evaporation system was used at AFAL. Evaporation pressures were typically on the order of $10^{-6}$ torr. Evaporated metal thicknesses were measured with a Sloan DTM crystal monitor at UI and an Inficon IC 6000 thickness monitor at AFAL.

**Alloying Oven.** The alloying equipment at UI consists of a small cylindrical oven, a Eurotherm temperature controller and a Matheson model 836 hydrogen purifier. After the source and drain contacts were evaporated in the chamber, they were alloyed at 500° C in the oven to form ohmic contacts. At AFAL, a Heatpulse 210 rapid transient alloying oven was used at 425° C.

**Packaging Equipment**

Finished MODFETs were diced and mounted in headers to facilitate noise figure testing. A Micro Automation model
1006 wafer saw was used at AFAL. Single MODFETs were diced from the wafer and bonded to microwave stripline carriers (Fig 21). Next, the bonding epoxy was cured in a Blue M OV-475A-2 oven. Wire bonds were made with a Kulicke & Soffa 4123 wedge bonder.

Test Equipment

DC testing was performed at several points throughout the fabrication process. This ensured control of device quality and identified steps in the fabrication procedure which were critical. At the completion of the fabrication process, both DC and microwave measurements were performed.

DC Test Equipment. At the successful completion of the fabrication process, a DC test apparatus was used to determine device characteristics. Relatively simple tests were performed on the devices before dicing, to select devices for packaging and microwave testing. Devices were placed on a probe station which was connected to a Hewlett-Packard (HP) model 4145 semiconductor parameter analyzer. I-V characteristics and transconductance measurements were taken with this instrument. An HP 7475 plotter was connected to the analyzer via a Hewlett-Packard Interface Bus (HP-IB) to obtain hard copy I-V and transconductance plots.
One unique advantage of the HP 4145 analyzer is its current and voltage limiting capability. This greatly reduced the destruction of voltage-sensitive MODFETs caused by voltage overstress. Also, measurement settings could be stored in the analyzer and retrieved periodically. Use of this capability reduced measurement error due to incorrect use of parameters and significantly reduced measurement time.

**Microwave Measurements.** These measurements were the final step in the experimental process. S-parameter measurements were performed on the devices. Computed figures of merit ($f_T$ and $f_{max}$) were then obtained from this data. A rather complicated microwave network analysis system was used to obtain the S-parameters.

**Network Analysis System.** To measure S-parameters, the HP 8409C automated network analysis system, whose components are enumerated in Table II, was used as configured in Fig 22.

This automated network analyzer system provides control of the source output frequency, test set switching, receiver tuning, gain, measurement and conversion of data. This produces error corrected transmission and reflection measurements ranging from 2 to 18 GHz with a minimum of operator intervention. The system consists of a source, test set and receiver instrumentation, a source phase-lock subsystem, and a desktop computer with an HP-IB interface. The 9845B desktop computer controls the source, the relay actuator,
and the analog-to-digital converter, all via the data bus. The relay actuator in turn controls the S-parameter selection on the 8743B test set.

Fig 22. Configuration of Network Analysis System.
Table II. HP 8409C Automatic Network Analysis Equipment.

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Model Number</th>
<th>Nomenclature</th>
</tr>
</thead>
<tbody>
<tr>
<td>HP</td>
<td>8410C</td>
<td>Network Analyzer</td>
</tr>
<tr>
<td>HP</td>
<td>8412B</td>
<td>Phase Magnitude Display</td>
</tr>
<tr>
<td>HP</td>
<td>8414B</td>
<td>Polar Display</td>
</tr>
<tr>
<td>HP</td>
<td>59306A</td>
<td>Relay Actuator</td>
</tr>
<tr>
<td>HP</td>
<td>59313A</td>
<td>HP-IB Analog-Digital Converter</td>
</tr>
<tr>
<td>HP</td>
<td>8350A</td>
<td>Sweep Oscillator</td>
</tr>
<tr>
<td>HP</td>
<td>86290B</td>
<td>RF Plug-in</td>
</tr>
<tr>
<td>HP</td>
<td>3335A</td>
<td>Synthesizer/Level Generator</td>
</tr>
<tr>
<td>HP</td>
<td>8709B</td>
<td>Synchronizer</td>
</tr>
<tr>
<td>HP</td>
<td>11859A</td>
<td>Amplifier Switch</td>
</tr>
<tr>
<td>HP</td>
<td>8447E</td>
<td>Amplifier, 0.1-1300 MHz</td>
</tr>
<tr>
<td>HP</td>
<td>8743B Opt 018</td>
<td>Reflection/Transmission Test Set</td>
</tr>
<tr>
<td>HP</td>
<td>6224B</td>
<td>Voltage Supply (2)</td>
</tr>
<tr>
<td>HP</td>
<td>3465B</td>
<td>Digital Multimeter</td>
</tr>
<tr>
<td>HP</td>
<td>11590A</td>
<td>Bias Network (2)</td>
</tr>
<tr>
<td>HP</td>
<td>9845B</td>
<td>Desktop Computer</td>
</tr>
<tr>
<td>Cascade</td>
<td>Prototype</td>
<td>Microprobe Station</td>
</tr>
</tbody>
</table>

For each measurement, the computer programs the 8350A sweep oscillator to a continuous wave (CW) frequency. The signal is directed to the 8743B reflection/transmission test set.
set. The 8743B provides splitters and couplers necessary to transmit a signal to the device under test (DUT). It also routes reference and response signals to the 8410C. Interposed between the 8743B and DUT is the 11590A bias network, which couples voltages to the DUT. The 11590A accepts as inputs, DC drain and gate bias voltages from the power supplies, and RF signals from the 8743B. It couples each of these to the DUT, while isolating DC and RF supplies from each other. The DUT is probed by the Cascade Microprobe station, which is attached to the 8743B by coaxial cable. The 8410C vector network analyzer performs actual response measurement. Reference and response data are input to the analyzer. Both signals are down-converted to intermediate frequencies (IF), where low frequency circuitry can measure amplitude and phase relationships (30:2-3). Analog displays and signals of device response are available on the 8412B and 8418B. Those signals are then digitized by the HP 59313A analog-to-digital converter.

A source phase-lock subsystem is incorporated into the network analysis system to provide synthesizer-class frequency accuracy and repeatability. By phase-locking the network analyzer to the source, small magnitude and phase errors are eliminated (31:1), resulting in a very stable and accurate stimulus signal for high frequency measurements. The phase-lock subsystem consists of the 3335A synthesizer and 8709B synchronizer.
Network analysis measurements are automated as prescribed in reference (31). The 59313A converts analog data to a Hewlett-Packard Interface Bus (HP-IB) compatible form. That data is sent to the 9845B computer. Using the HP BASIC software package 11863D, (Accuracy Enhancement Pac) the 9845B performs calibrations, manages data collection and converts raw S-parameter data into descriptive microwave parameters. It then tabulates, graphs and outputs data and computed parameters on an integral printer.

The 8409C measurement system must be calibrated before accurate measurements on devices can be made. During the measurement calibration sequence, the computer measures and stores vector (phase and magnitude) error terms. A precision fixed or sliding load, a short circuit, a shielded open circuit and a "through" connection are each connected at the measurement reference plane. Measurement of these terminations allows the computer to quantify directivity, source impedance match, load impedance match, isolation and tracking errors. This is done at each frequency where device measurements are later made. Those systematic errors are then removed from device response during the measurement sequence as the analyzer tunes back to each frequency where calibration was accomplished. The result is accurate, high resolution magnitude and phase data. Pertinent accuracy specifications of the network analysis system (ref 45) are tabulated in Table III.
Table III. Accuracy Specifications of Phase-Locked 8409C System (ref 32).

<table>
<thead>
<tr>
<th>Specification</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>Measurement Resolution</td>
<td>0.01 dB</td>
</tr>
<tr>
<td></td>
<td>0.1 nanosecond</td>
</tr>
<tr>
<td></td>
<td>0.1 degree</td>
</tr>
<tr>
<td></td>
<td>100 Hz frequency</td>
</tr>
<tr>
<td>Frequency Coverage</td>
<td>2-18 GHz</td>
</tr>
<tr>
<td></td>
<td>(with 8743B Test Set)</td>
</tr>
<tr>
<td>Phase Lock</td>
<td>better than 1 Hz</td>
</tr>
<tr>
<td>Measurement Repeatability (phase lock mode)</td>
<td>.05 dB, 0.5 degrees</td>
</tr>
<tr>
<td></td>
<td>(short term)</td>
</tr>
</tbody>
</table>

The manufacturer recommends periodic functional checks of the system, in addition to daily calibrations (31:23). This ensures that system hardware and software performance is within standards. An air line, attenuator or short circuit termination provides reasonable information on system performance, when their responses are compared to historical data. Even more detailed examination of performance characteristics can be made by periodically measuring one or more standard devices and comparing with historical data (31:23).
IV. Experimental Procedure and Results

This chapter describes the procedures undertaken to reach the intended goal of fabricating, testing and comparing the microwave performance of MODFET structures with and without $p^+$-layers under the gate.

Before fabrication of MODFETs, MBE growth parameters were chosen. The choices were based in part on theoretical calculations obtained from the charge control model. They were also based on past DC experimental performance of AlGaAs/GaAs ES MODFETs. Pseudomorphic MODFET growth parameters were then communicated to the University of Illinois Coordinated Sciences Laboratory. That laboratory used those prescribed parameters to grow pseudomorphic MODFET wafers by MBE.

After MBE growth, the general approach taken was to fabricate and test pseudomorphic and ES pseudomorphic MODFETs from the same MBE-grown material. This approach was implemented to minimize the growth and processing variables between similar samples. For example, MBE growth parameters may vary substantially from one growth run to another, despite attempts to control them. These variables may include actual growth rates, doping and flux calibrations, and sample purity. Fabricating different device types from a common substrate minimizes these variables. This approach does not preclude the possibility of a spatial dependence of device characteristics on one wafer, due to non-uniform
Also, fabrication and test procedures for the control (no p⁺-layer) devices and ES devices were performed as identically as possible, to minimize uncontrolled process variations. In fact, ES and control devices were fabricated at exactly the same time, under identical circumstances, on the same wafer. Only after source-drain metallization were the control and ES samples even discriminated, and the wafer chip scribed into control and ES samples. From this point on, the only fabrication difference was the etching of the p⁺-layer on the control samples, prior to gate metal deposition.

Different fabrication procedures were, however, used for different parts of the same wafer. After MBE growth, wafer chips were scribed from the grown wafer. Some chips were then used to fabricate devices at the University of Illinois (UI), while others were sent to the Air Force Avionics Laboratory for the fabrication of ES and control devices. Significantly different fabrication procedures were used at the two laboratories, owing to differences in equipment and personnel. This parallel fabrication approach was used to take advantage of the extensive fabrication experience at UI, and to determine if MBE growth runs were suitable for further fabrication and extensive measurement.

In past efforts at fabricating ES MODFETs, there has been a persistent problem with etchants used to remove the p⁺-layer on the control samples, and for etching that layer...
between source, gate and drain contacts on the ES device. Some effort was made in this study to address these problems and to properly etch the devices.

After fabrication and etching, all samples were tested at DC to discern which samples were suitable for further microwave testing. It was at this point that several samples were rejected, owing to the absence of desired characteristics. These characteristics included successful fabrication of both ES and control samples by the same growth and fabrication process, source and drain contact ohmicity, and sufficient transconductance to produce a measurable gain on the network analyzer.

Next, acceptable devices were tested in the network analyzer. They were then diced and bonded into microwave stripline carriers. A final DC check was then performed to ensure that the device was packaged properly before noise measurement.

This chapter will describe in detail all of the above procedures including MBE parameter determination and growth, fabrication, etching, DC testing and microwave testing.

**MBE Parameter Determination and Growth.**

The selection of growth parameters for ES pseudomorphic MODFETs was based in large part on the experience of personnel at UI and AFAL and on published results. For previously reported pseudomorphic MODFETs, $N_d$ was $3 \times 10^{18}$ in a 350 Å AlGaAs layer. The Al mole fraction was $x = 0.15$, and the
Indium mole fraction in the undoped InGaAs layer (y) varied from 0.05 to 0.2 (6:565). Overall, best results were obtained with y = 0.15. With this value of y, saturation velocities were maximized. While higher transconductances were obtained with y = 0.20, lower values of y produced fewer deep level traps. The 0.15 value represents a trade-off of these two phenomena (6:70).

To choose parameters for the p⁺-layer, the results from the previous work on ES MODFETs (3) were considered. Highest barrier shifts were obtained from samples which used 100 Å p⁺-layers. Because the observed barrier heights in that effort varied widely, higher p⁺-layer dopings were used in these experiments in an attempt to provide as high a barrier as possible.

For this effort, all pseudomorphic samples were grown with a 10-period superlattice of 50 Å GaAs and 20 Å AlAs. A 1 μm buffer layer was grown next, followed by a 150 Å layer of unintentionally doped InGaAs with y = 0.15, nominally. Next, 30 Å spacer layers were grown, followed by n-doped AlGaAs with x = 0.15, and the p⁺-layer. Differences between pseudomorphic samples are outlined in Table IV. Sample numbers reflect University of Illinois MBE growth numbers.

The band structures of the devices were modelled using a computer program developed by Priddy (3) based on his study. The program utilized the charge control model to plot conduction band potentials, based on the solution of Poisson's
equation under the gate. The program solves the equation in each region of the device above the 2DEG (intrinsic AlGaAs, n-AlGaAs and p+-GaAs regions), from knowledge of the boundary conditions at each interface. Layer dopings and thicknesses were also used as inputs. It was known that the product of the dielectric constant and electric field, $\varepsilon E$, is constant across each interface. The electrostatic potential was not constant across each interface, but differed at heterointerfaces by the known conduction band discontinuity, $\Delta E_C$. The potential at the Schottky barrier, $\phi_b$, was assumed to be 0.8 V. With all boundary conditions, layer compositions, dopings and thicknesses as inputs, the electrostatic potential was calculated and plotted. The peak electrostatic potential was $V_{\text{max}}$, whose value was also computed from Eq 12.

The modelling program is given in Appendix A. The results for samples 2812, 2815 and 2816, based on layer data in Table IV, are given in Figs 23, 24 and 25. In each case, the addition of the p+-layer significantly raised the Schottky barrier height, giving a theoretical $V_{\text{max}}$ value well above the assumed value of $\phi_b$.

Owing to a calibration error on the indium oven in the MBE chamber, the first three samples (2781, 2787, 2792) were grown with an unknown indium mole fraction, $y$. That fraction was believed to be approximately 0.07 (35). After oven temperature calibration, similar samples were grown with the correct value for $y$. 
Table IV. Pseudomorphic MODFET Growth Parameters.

<table>
<thead>
<tr>
<th>Sample</th>
<th>(d_d) (Å)</th>
<th>(t) (Å)</th>
<th>(N_d) (atoms/cm(^3))</th>
<th>(N_a) (atoms/cm(^3))</th>
<th>(y)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2781</td>
<td>350</td>
<td>100</td>
<td>(2.5 \times 10^{18})</td>
<td>(2.5 \times 10^{19})</td>
<td>(\approx 0.07)</td>
</tr>
<tr>
<td>2787</td>
<td>350</td>
<td>75</td>
<td>(2.5 \times 10^{18})</td>
<td>(2.5 \times 10^{19})</td>
<td>(\approx 0.07)</td>
</tr>
<tr>
<td>2792</td>
<td>350</td>
<td>100</td>
<td>(3 \times 10^{18})</td>
<td>(3 \times 10^{19})</td>
<td>(\approx 0.07)</td>
</tr>
<tr>
<td>2812</td>
<td>350</td>
<td>100</td>
<td>(2.5 \times 10^{18})</td>
<td>(2.5 \times 10^{19})</td>
<td>0.15</td>
</tr>
<tr>
<td>2815</td>
<td>350</td>
<td>75</td>
<td>(2.5 \times 10^{18})</td>
<td>(2.5 \times 10^{19})</td>
<td>0.15</td>
</tr>
<tr>
<td>2816</td>
<td>350</td>
<td>100</td>
<td>(3 \times 10^{18})</td>
<td>(3 \times 10^{19})</td>
<td>0.15</td>
</tr>
</tbody>
</table>

Fig 23. Computed Conduction Band Diagram for Device 2812.
Fig 24. Computed Conduction Band Diagram for Device 2815.

Device Fabrication.

After crystal growth, the wafers were processed to produce individual MODFETs. All devices were fabricated with standard photolithographic techniques, using the MBE-grown wafers as the starting material. ES pseudomorphic MODFETs were fabricated both at the University of Illinois (UI) and at the Air Force Avionics Laboratory (AFAL), in separate processing procedures. Since the fabrication processes used at the two facilities are sufficiently different, they are described in detail in Appendices B and C, respectively.
The basics of the fabrication procedures will be described here. Similarities and differences of the two procedures will also be outlined.

Fig 25. Computed Conduction Band Diagram for Device 2816.

**Fabrication Procedure.** After MBE growth, the wafer was cut into smaller chips for FET fabrication. To hold the wafers on mounting blocks in the MBE system, indium had been melted on the back of the wafer. Before device fabrication began, that indium on the backside was removed by etching to provide a relatively smooth back surface. Smoothness was
necessary for lithographic mask alignment and for tight vacuum when held in a photoresist spinner.

Actual fabrication at both facilities began with mesa etching. Photoresist was spun onto the surface and baked. The wafer was exposed under a mesa etch mask. After developing, exposed areas were etched away in a bath of dilute hydrofluoric acid (HF) and hydrogen peroxide ($\text{H}_2\text{O}_2$). Wafers were etched down to the semi-insulating substrate. Mesas of active material remained. On these, individual FETs were then fabricated. Additionally, test pattern mesas remained. These patterns were used later to determine the resistance of the ohmic source and drain contacts.

Source and drain ohmic contacts were formed on the mesas. A lift-off technique was used, followed by rapid transient alloying. To begin the procedure, photoresist was spun on and baked. The wafer was exposed under a second mask. After developing, windows were left in the photoresist where ohmic contacts were to be made. Contact metal was evaporated onto the surface (Fig 4). In lift-off, the metal was removed from areas where the photoresist was not exposed, leaving metal only where the windows had been opened. The contacts were made ohmic by the alloying step. The chip was placed in an oven at 425 or 500°C (depending on the laboratory) for a short period. This allowed the metal to diffuse into the active regions below the contacts, making them highly n-type.

At this point, each wafer was scribed into two pieces.
and separated into control devices and ES devices. The $p^+$-layer on the control sample was etched with a diluted solution of ammonium hydroxide ($\text{NH}_4\text{OH}$) and $\text{H}_2\text{O}_2$. This step was the most troublesome portion of the fabrication procedure, and is described in detail in the next section.

After the control sample was etched, Schottky barrier gates were evaporated on the control and ES devices, between source and drain contacts. The gate metal in use varied among samples, as will be shown later. As with source and drain contact formation, a lift-off technique was used. First, photoresist was spun on the surface and baked. Gate patterns were exposed under a third mask. After developing, gate metal was evaporated onto the surface. The metal was lifted off, leaving Schottky barrier gates between source and drain contacts.

The next step of the fabrication process was evaporating contact metal on the source, gate and drain contacts. This step provided a sufficiently thick metal pad for subsequent wire bonding. Again, a lift-off technique was used. After photoresist application and baking, the chip was exposed under a fourth mask. Windows were opened in the photoresist over previously metallized contacts. Thicker metal was then evaporated onto the surface and lifted off.

A final step in fabrication was etching the $p^+$-layer between source, gate and drain contacts. This was accomplished to eliminate a parasitic current conduction path in the $p^+$-layer. Using only the gate, source and drain metals
as a mask, the samples were placed in an etchant long enough to remove the layer. This left $p^+$-GaAs only directly under the gate contact of the ES device and in the alloyed (and compensated) ohmic contacts of both control and ES devices.

**Procedural Differences.** There were differences between the fabrication processes used at UI and the AFAL. Some of these differences were simply the result of different standard procedures and equipment. The UI fabrications were performed first. Some of the different AFAL procedures were a response to problems encountered in the UI fabrications.

The first difference was in mask sets used. UI used a split source pattern (Fig 26) with a nominally 1.5 µm gate length and 290 µm gate width. The mask set available at AFAL incorporated gates 150 µm wide, and gate lengths of 1.35 and 2.35 µm nominally, interspersed throughout the mask. Only the 1.35 µm devices were tested in later steps. That mask set also contained a dual source as shown in Fig 27. Scanning electron microscope measurements verified the gate lengths.

Throughout the actual fabrication, there were significant differences in photoresists used, spinning speeds, spinning times, photoresist developers and development time.

At UI, source and drain contacts were evaporated in a sequence of a Au/Ge eutectic alloy, followed by Ni and Au. This eutectic was not available at AFAL. Therefore the sequence was Ni, Ge, Au, Ni and Au. Contacts were alloyed after evaporation.
Fig 26. FET Mask Used at UI (2:29). The Mask Was Furnished by the Motorola Corporation.

Fig 27. FET Mask Used at AFAL.
For most of the pseudomorphic MODFETs fabricated at UI, Al gates were used. After the fragility of the metal in later etching steps was determined, a decision was made to switch to a Cr, Pd and Au sequence at AFAL. With only non-reactive gold exposed, these gates withstood the etching steps without damage.

**Control Sample Etching.** Another difference in fabrication procedures was in the method of etching the p⁺ layer from the control samples. The different methods used were in response to the inability to produce control samples with acceptable characteristics.

The first control samples fabricated at UI were etched with a solution of NH₄OH : H₂O₂ : deionized water (DIW), 3:1:150, by volume. Pseudomorphic MODFET control samples 2781-1A, 2787-1A and 2792-1A were etched with this solution after source-drain metallization, but before gate photolithography. The source and drain metal acted as masks for the etchant. In this manner, the p⁺-layer was etched in the entire channel between source and drain. Samples were placed in the etchant long enough to remove the 75 - 100 Å p⁺-layer. An etch rate of 30 Å/sec was assumed (36). As will be shown in the next chapter, this etch procedure resulted in control samples with very poor source-drain current characteristics. The procedure was modified for the next set of devices, in hopes of producing improved control device characteristics.
Pseudomorphic MODFET control samples 2812-1A, 2815-1A and 2816-1A were etched with a different procedure. It was postulated that the etch attacked the ohmic contacts of the previous samples, degrading their characteristics. The etchant either removed the metal or etchant products contaminated the source and drain contacts. Therefore, for these samples, the same etchant was used, but in a different manner. After source-drain metallization and alloying, gate photolithography was performed. After gate patterns were exposed and developed, the etchant was applied to the chip. The p⁺-layer was etched through the gate windows in the photoresist. The difference between this procedure and the previous one are illustrated in Fig 28. After etching, again assuming a 30 Å/sec etch rate, the gate metal was deposited. This procedure also resulted in control samples with degraded I-V characteristics, with only one exception, as will be shown later.

At this point, with only one acceptable control sample produced, a new etchant was identified. Samples etched at AFAL were subjected to a solution purported to remove GaAs at a rate significantly higher than that for AlGaAs (37). This etch, was also a solution of NH₄OH, H₂O₂ and DIW. While the previous etch was mixed by volume, this one was mixed according to its pH. H₂O₂ was placed in a beaker, and DIW-diluted NH₄OH (15:1) was pipetted in to bring the solution pH to a value of 7.05. This etch was found to react at a significantly lower rate than the one mixed by volume.
The rate was approximately 15 A/sec. Thus, it was easier to control the etch and successfully fabricate control samples. Fig 29 shows drain-source I versus V characteristics of a device before and after etching. The etchant apparently removes the p⁺-layer, but does not degrade the current carrying capability of the channel, if properly controlled. Later experimentation found the etchant to work even more reliably when used in an ultrasonic bath. Based on the success of this method in etching under the gate contact, the same etchant was subsequently used to etch the p⁺-region between source, gate and drain contacts.

![Etchant](image)

**Fig 28.** Methods of Etching p⁺ layer: (a) Etching in Entire Channel, Using Source and Drain Metal as a Mask and (b) Etching Through the Gate Window in Photoresist.

In summary, there were a number of differences in the way samples were fabricated. These are given in Tables V
and VI for UI and AFAL fabrications, respectively. Sample numbers reflect MBE growth numbers. Suffix numbers differentiate fabrication processes (-1 for UI fabrications, -2 for AFAL). Suffix letters define control (A) and ES (B) devices.

The success of the fabrication procedures and the variations in growth and processing were evaluated by a series of DC tests.

Fig 29. Device 2816 Drain-Source I versus V Characteristic (No Gate Contact Applied) Before and After Etching in pH 7.05.
### Table V. Summary of UI Fabrication.

<table>
<thead>
<tr>
<th>Sample</th>
<th>Type</th>
<th>Gate Metal</th>
<th>Control Sample p⁺ Etch Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>2781-1A</td>
<td>Pseudomorphic</td>
<td>Al</td>
<td>Etch entire channel in 3:1:150</td>
</tr>
<tr>
<td>2781-1B</td>
<td>ES Pseudomorphic</td>
<td>Al</td>
<td></td>
</tr>
<tr>
<td>2787-1A</td>
<td>Pseudomorphic</td>
<td>Al</td>
<td>As above</td>
</tr>
<tr>
<td>2787-1B</td>
<td>ES Pseudomorphic</td>
<td>Al</td>
<td></td>
</tr>
<tr>
<td>2792-1A</td>
<td>Pseudomorphic</td>
<td>Al</td>
<td>As above</td>
</tr>
<tr>
<td>2792-1B</td>
<td>ES Pseudomorphic</td>
<td>Al</td>
<td></td>
</tr>
<tr>
<td>2812-1A</td>
<td>Pseudomorphic</td>
<td>Al</td>
<td>Etch through gate mask, 3:1:150</td>
</tr>
<tr>
<td>2812-1B</td>
<td>ES Pseudomorphic</td>
<td>Al</td>
<td></td>
</tr>
<tr>
<td>2815-1A</td>
<td>Pseudomorphic</td>
<td>Al</td>
<td>As for 2812-1A</td>
</tr>
<tr>
<td>2815-1B</td>
<td>ES Pseudomorphic</td>
<td>Al</td>
<td></td>
</tr>
<tr>
<td>2816-1A</td>
<td>Pseudomorphic</td>
<td>Ti/Au</td>
<td>As for 2812-1A</td>
</tr>
<tr>
<td>2816-1B</td>
<td>ES Pseudomorphic</td>
<td>Ti/Au</td>
<td></td>
</tr>
</tbody>
</table>

Note: -1 suffix denotes fabrication at UI. All control sample numbers end with 'A' and ES devices end with 'B'. All devices were fabricated with 1.5 x 290 μm gates.
Table VI. Summary of AFAL Fabrication.

<table>
<thead>
<tr>
<th>Sample</th>
<th>Type</th>
<th>Gate</th>
<th>Control Sample p+ Etch Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>2781-2A</td>
<td>Pseudomorphic</td>
<td>Cr/Pd/Au</td>
<td>Through gate mask, pH 7.05, 15 sec</td>
</tr>
<tr>
<td>2781-2B</td>
<td>ES Pseudomorphic</td>
<td>Cr/Pd/Au</td>
<td></td>
</tr>
<tr>
<td>2787-2A</td>
<td>Pseudomorphic</td>
<td>Cr/Pd/Au</td>
<td>As for 2781-2A</td>
</tr>
<tr>
<td>2787-2B</td>
<td>ES Pseudomorphic</td>
<td>Cr/Pd/Au</td>
<td></td>
</tr>
<tr>
<td>2792-2A</td>
<td>Pseudomorphic</td>
<td>Cr/Pd/Au</td>
<td>As for 2781-2A</td>
</tr>
<tr>
<td>2792-2B</td>
<td>ES Pseudomorphic</td>
<td>Cr/Pd/Au</td>
<td></td>
</tr>
<tr>
<td>2812-2A</td>
<td>Pseudomorphic</td>
<td>Cr/Pd/Au</td>
<td>Through gate mask, pH 7.05, 5 sec ultrasonic</td>
</tr>
<tr>
<td>2812-2B</td>
<td>ES Pseudomorphic</td>
<td>Cr/Pd/Au</td>
<td></td>
</tr>
<tr>
<td>2815-2A</td>
<td>Pseudomorphic</td>
<td>Cr/Pd/Au</td>
<td>As for 2812-2A</td>
</tr>
<tr>
<td>2815-2B</td>
<td>ES Pseudomorphic</td>
<td>Cr/Pd/Au</td>
<td></td>
</tr>
<tr>
<td>2816-2A</td>
<td>Pseudomorphic</td>
<td>Cr/Pd/Au</td>
<td>As for 2812-2A</td>
</tr>
<tr>
<td>2816-2B</td>
<td>ES Pseuodomorphc</td>
<td>Cr/Pd/Au</td>
<td></td>
</tr>
</tbody>
</table>

Note: -2 suffix denotes fabrication at AFAL. All control sample numbers end with 'A' and ES devices end with 'B'. All devices were fabricated with 1.35 x 150 μm gates.

**DC Testing.**

DC testing was used after source-drain metallization and annealing, and at the completion of the fabrication process. After the ohmic contacts were formed, they were tested to determine their ohmic character. A standard transmission line method was used. A pattern of metallized contacts spaced at different intervals were driven with a current source, and the voltage drop between contacts measured. Dividing the voltage by the driving current yielded the
combined resistance of the material and the 2 ohmic contacts. This was performed for several values of contact spacing. The resistances were plotted versus contact spacing. A linear regression method was used to draw a straight line through the data (Fig 30). The point where the line intercepted the resistance axis was the resistance of the two ohmic contacts. Half that value gave the resistance of one contact. Multiplying by the contact width gave normalized contact resistance in $\Omega$-mm.

![Figure 30](image.png)  

**Figure 30.** Plot of Resistances From TLM Patterns for Device 2812-2. The $y$ Intercept is Twice the Value of the Contact Resistance.
Table VII lists experimental values for normalized contact resistance for several pseudomorphic samples. Since the measurement was made before control sample etching, only one result is given for each sample. Results for samples 2781-2, 2787-2 and 2792-2 must be treated as suspect. These samples exhibited significant contact shrinkage after alloying, resulting in possibly erroneous values of contact spacing and therefore of contact resistance for those samples.

Table VII. Ohmic Contact Resistance Results.

<table>
<thead>
<tr>
<th>Sample</th>
<th>Contact Resistance (Ω-mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2781-1</td>
<td>0.38</td>
</tr>
<tr>
<td>2781-2</td>
<td>0.12</td>
</tr>
<tr>
<td>2787-1</td>
<td>2.15</td>
</tr>
<tr>
<td>2787-2</td>
<td>0.12</td>
</tr>
<tr>
<td>2792-1</td>
<td>0.64</td>
</tr>
<tr>
<td>2792-2</td>
<td>0.04</td>
</tr>
<tr>
<td>2812-1</td>
<td>1.47</td>
</tr>
<tr>
<td>2812-2</td>
<td>0.08</td>
</tr>
<tr>
<td>2815-1</td>
<td>2.17</td>
</tr>
<tr>
<td>2815-2</td>
<td>0.002</td>
</tr>
<tr>
<td>2816-1</td>
<td>1.09</td>
</tr>
<tr>
<td>2816-2</td>
<td>0.13</td>
</tr>
</tbody>
</table>
After fabrication was completed, devices were electrically characterized at DC. This characterization included drain current versus drain voltage characteristics, at several values of gate voltage. Gate voltage was stepped only to the point where gate leakage current just became noticeable. An example is given in Fig 31.
Source resistance ($R_s$) was another DC measurement performed. The value of $R_s$ is used later to determine intrinsic transconductance, $g_{m0}$. Using the scheme depicted in Fig 32, $R_s$ could be determined directly. With a current source and voltmeter connected as shown, very little current flows through the drain resistance, owing to the high impedance of the voltmeter. Almost the entire voltage between drain and source is dropped at the source resistance. The value of $R_s$ is then determined from Ohm's law. Values for $R_s$ are given in Table VIII.

![Circuit Diagram for Source Resistance Measurements](image)

Fig 32. Circuit Diagram for Source Resistance Measurements (3:5-6).
Next, transconductance, $g_m$, was recorded over a range of gate voltages, along with drain-source current. Transconductance measurements were taken with $V_{ds}$, the drain voltage with respect to the source, set at 2.0 volts. The measured transconductance was calculated (in mS/mm) from:

$$g_m = \frac{\Delta I_d}{\Delta V_g W}$$

(21)

where $\Delta I_d$ is a change in drain current (mA) with a change in gate voltage ($\Delta V_g$ (V)) and $W$ is the gate width in mm. The intrinsic transconductance ($g_m^0$) was then calculated from $g_m$ and $R_s$ using Eq 7. A typical plot is shown in Fig 33 with drain current versus gate voltage on the same plot. Peak $g_m$ values observed for each device are given in Table VIII. All devices which exhibited appreciable transconductance and drain-source current are shown.

Another parameter was determined from the plot of transconductance versus gate voltage. By drawing a tangent line to the transconductance curve as it rises above zero, the threshold voltage ($V_{off}$) was determined. The point where that line intercepts the gate voltage axis is the value of $V_{off}$. Typical values are given in Table IX.

Also, gate current versus gate voltage was recorded, as shown for a typical case in Fig 34. Where the gate voltage began to rise linearly, a tangent line was drawn. The point where that line intercepted the voltage axis was designated as the barrier height. Ranges and mean observed values of barrier height are given in Table IX.
Table VIII. Source Resistance and Transconductance of Pseudomorphic Samples.

<table>
<thead>
<tr>
<th>Sample</th>
<th>$R_s$ (Ω)</th>
<th>$g_m$ (mS/mm)</th>
<th>$g_{m0}$ (mS/mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2781-1A</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2781-1B</td>
<td>9</td>
<td>150</td>
<td>246</td>
</tr>
<tr>
<td>2781-2A</td>
<td>20</td>
<td>150</td>
<td>272</td>
</tr>
<tr>
<td>2781-2B</td>
<td>23</td>
<td>120</td>
<td>204</td>
</tr>
<tr>
<td>2787-1A</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2787-1B</td>
<td>0.5</td>
<td>110</td>
<td>110</td>
</tr>
<tr>
<td>2787-2A</td>
<td>0.1</td>
<td>250</td>
<td>250</td>
</tr>
<tr>
<td>2787-2B</td>
<td>11</td>
<td>160</td>
<td>221</td>
</tr>
<tr>
<td>2792-1A</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2792-1B</td>
<td>1</td>
<td>160</td>
<td>168</td>
</tr>
<tr>
<td>2792-2A</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2792-2B</td>
<td>4</td>
<td>160</td>
<td>178</td>
</tr>
<tr>
<td>2812-1A</td>
<td>15</td>
<td>40</td>
<td>48</td>
</tr>
<tr>
<td>2812-1B</td>
<td>14</td>
<td>126</td>
<td>278</td>
</tr>
<tr>
<td>2812-2A</td>
<td>14</td>
<td>200</td>
<td>343</td>
</tr>
<tr>
<td>2812-2B</td>
<td>13</td>
<td>190</td>
<td>296</td>
</tr>
<tr>
<td>2815-1A</td>
<td>10</td>
<td>92</td>
<td>127</td>
</tr>
<tr>
<td>2815-1B</td>
<td>14</td>
<td>140</td>
<td>315</td>
</tr>
<tr>
<td>2815-2A</td>
<td>14</td>
<td>230</td>
<td>453</td>
</tr>
<tr>
<td>2815-2B</td>
<td>13</td>
<td>220</td>
<td>383</td>
</tr>
<tr>
<td>2816-1A</td>
<td>12</td>
<td>148</td>
<td>297</td>
</tr>
<tr>
<td>2816-1B</td>
<td>12</td>
<td>122</td>
<td>216</td>
</tr>
<tr>
<td>2816-2A</td>
<td>12</td>
<td>220</td>
<td>366</td>
</tr>
<tr>
<td>2816-2B</td>
<td>11</td>
<td>200</td>
<td>297</td>
</tr>
</tbody>
</table>
Fig 33. Transconductance and Drain Current Versus Gate Voltage for Device 2816-2B. The Tangent Line Gives $V_{off} = -0.9$ V. $V_d$ was set to 2.0 V.
Fig 34. Gate I versus V Curve for Device 2816-2B. The Tangent Line Shows $V_{\text{max}} = 0.63$ V.
<table>
<thead>
<tr>
<th>Sample</th>
<th>$V_{off} (V)$</th>
<th>Barriers Height</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Mean</td>
<td>Range</td>
</tr>
<tr>
<td>2781-1A</td>
<td>1.14</td>
<td>1.02-1.35</td>
</tr>
<tr>
<td>2781-1B</td>
<td>-1.16</td>
<td>0.73-0.81</td>
</tr>
<tr>
<td>2781-2A</td>
<td>-0.15</td>
<td>0.71-0.78</td>
</tr>
<tr>
<td>2781-2B</td>
<td>-1.1</td>
<td>0.63-0.72</td>
</tr>
<tr>
<td>2787-1A</td>
<td>-</td>
<td>1.34-1.77</td>
</tr>
<tr>
<td>2787-1B</td>
<td>-0.56</td>
<td>1.38-1.48</td>
</tr>
<tr>
<td>2787-2A</td>
<td>-0.45</td>
<td>1.08-1.65</td>
</tr>
<tr>
<td>2787-2B</td>
<td>-1.1</td>
<td>0.83-0.98</td>
</tr>
<tr>
<td>2792-1A</td>
<td>-</td>
<td>1.38-1.64</td>
</tr>
<tr>
<td>2792-1B</td>
<td>-1.0</td>
<td>0.83-0.98</td>
</tr>
<tr>
<td>2792-2A</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2792-2B</td>
<td>-1.9</td>
<td>0.87-1.09</td>
</tr>
<tr>
<td>2812-1A</td>
<td>-</td>
<td>0.93-1.04</td>
</tr>
<tr>
<td>2812-1B</td>
<td>-0.5</td>
<td>0.85-0.94</td>
</tr>
<tr>
<td>2812-2A</td>
<td>-1.1</td>
<td>0.72-0.72</td>
</tr>
<tr>
<td>2812-2B</td>
<td>-1.7</td>
<td>0.64-0.66</td>
</tr>
<tr>
<td>2815-1A</td>
<td>0.1</td>
<td>0.74-1.02</td>
</tr>
<tr>
<td>2815-1B</td>
<td>-0.9</td>
<td>0.83-1.04</td>
</tr>
<tr>
<td>2815-2A</td>
<td>-0.7</td>
<td>0.71-0.85</td>
</tr>
<tr>
<td>2815-2B</td>
<td>-1.1</td>
<td>0.61-0.66</td>
</tr>
<tr>
<td>2816-1A</td>
<td>-0.5</td>
<td>0.59-0.61</td>
</tr>
<tr>
<td>2816-1B</td>
<td>-1.3</td>
<td>0.54-0.59</td>
</tr>
<tr>
<td>2816-2A</td>
<td>-0.5</td>
<td>0.81-0.80</td>
</tr>
<tr>
<td>2816-2B</td>
<td>-0.9</td>
<td>0.62-0.68</td>
</tr>
</tbody>
</table>
A review of DC characteristics showed that only 5 samples met the established criteria for microwave testing (page 4-3). These samples had acceptable gain (transconductance) for both the ES and control samples. Samples 2787-2, 2812-2, 2815-2, 2816-2 and 2816-1 were identified for microwave testing.

**Microwave Measurements.**

Following complete DC characterization, the identified devices were tested at microwave frequencies. This process was performed to determine the relative high frequency performance of the ES devices against the control samples. Network analyzer measurements were performed first with devices on a wafer. An attempt was then made to dice and mount individual devices in microstripline packages for NF measurement.

**Network Analysis.** Equipment for network analysis is described in Chapter 3. Measurements were taken over the range of 2-12 GHz at 500 MHz intervals. The upper limit reflects the limited bandwidth capability of the microprobe station. Before testing the devices at microwave frequencies, the analyzer was calibrated using procedures in reference (31). This daily procedure eliminated systematic errors in measurement. The calibration procedure quantifies these errors and removes their effects through software routines.

After calibration, the proper operation of the analyzer was verified. This was accomplished by measuring the re-
sponse of a known device, such as an impedance-matched, through-stripline. The example in Fig 35 shows a through response taken immediately after calibration. It reveals the calibration to be accurate and uniform across the measurement spectrum. Transmission is very high and reflection very low, as expected for a matched through line.

![Table]

<table>
<thead>
<tr>
<th>FREQUENCY</th>
<th>REFLECT COEFF-IN</th>
<th>FORWARD-TRAN</th>
<th>REVERSE-TRAN</th>
<th>REFLECT COEFF-OUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>MHz</td>
<td>MAG</td>
<td>ANG</td>
<td>MAG</td>
<td>ANG</td>
</tr>
<tr>
<td>2000.0000</td>
<td>.00</td>
<td>-96.25</td>
<td>1.00</td>
<td>.73</td>
</tr>
<tr>
<td>2500.0000</td>
<td>.00</td>
<td>-126.45</td>
<td>1.00</td>
<td>.71</td>
</tr>
<tr>
<td>3000.0000</td>
<td>.01</td>
<td>170.53</td>
<td>1.00</td>
<td>-32</td>
</tr>
<tr>
<td>3500.0000</td>
<td>.01</td>
<td>97.60</td>
<td>1.00</td>
<td>.73</td>
</tr>
<tr>
<td>4000.0000</td>
<td>.01</td>
<td>93.24</td>
<td>1.00</td>
<td>.62</td>
</tr>
<tr>
<td>4500.0000</td>
<td>.01</td>
<td>-21.00</td>
<td>1.00</td>
<td>.26</td>
</tr>
<tr>
<td>5000.0000</td>
<td>.01</td>
<td>-60.56</td>
<td>1.00</td>
<td>.10</td>
</tr>
<tr>
<td>5500.0000</td>
<td>.01</td>
<td>-151.62</td>
<td>1.00</td>
<td>.12</td>
</tr>
<tr>
<td>6000.0000</td>
<td>.01</td>
<td>171.37</td>
<td>1.00</td>
<td>.64</td>
</tr>
<tr>
<td>6500.0000</td>
<td>.01</td>
<td>115.60</td>
<td>1.00</td>
<td>.44</td>
</tr>
<tr>
<td>7000.0000</td>
<td>.01</td>
<td>75.51</td>
<td>1.00</td>
<td>-.49</td>
</tr>
<tr>
<td>7500.0000</td>
<td>.01</td>
<td>-4.66</td>
<td>1.00</td>
<td>-.44</td>
</tr>
<tr>
<td>8000.0000</td>
<td>.02</td>
<td>-30.27</td>
<td>1.00</td>
<td>-.29</td>
</tr>
<tr>
<td>8500.0000</td>
<td>.03</td>
<td>-70.92</td>
<td>.99</td>
<td>-.27</td>
</tr>
<tr>
<td>9000.0000</td>
<td>.05</td>
<td>-142.69</td>
<td>1.01</td>
<td>1.01</td>
</tr>
<tr>
<td>9500.0000</td>
<td>.05</td>
<td>-178.55</td>
<td>1.01</td>
<td>-.74</td>
</tr>
<tr>
<td>10000.0000</td>
<td>.08</td>
<td>73.96</td>
<td>.98</td>
<td>-.27</td>
</tr>
<tr>
<td>10500.0000</td>
<td>.11</td>
<td>99.31</td>
<td>1.00</td>
<td>-.27</td>
</tr>
<tr>
<td>11000.0000</td>
<td>.13</td>
<td>-4.25</td>
<td>.97</td>
<td>-.40</td>
</tr>
<tr>
<td>11500.0000</td>
<td>.13</td>
<td>65.56</td>
<td>.00</td>
<td>-.73</td>
</tr>
</tbody>
</table>

Fig 35. Calibration Data for a Through Stripline.

Actual network analysis measurements were then taken. The device under test was then placed in the system and DC biased for maximum forward gain ($s_{21}$). This DC bias point was consistently at a higher gate voltage for control samples. The analyzer was swept over the range of 2-12 GHz by computer control. The analyzer recorded all S-parameter responses. After the measurement was completed, the results were tabulated. A typical tabulated response is given in Fig 36.

From the network analyzer data, $f_{\text{max}}$ and $f_T$ were determined.
from calculations of the maximum power gain, \( G_{A,\text{max}} \) and the forward current gain of the device, \( h_{21} \). From (38),

\[
G_{A,\text{max}} = \left| \frac{s_{21}}{s_{12}} K \pm (K^2 - 1)^{1/2} \right| \tag{22}
\]

where \( K = \frac{1 + |s_{11} s_{22} - s_{11} s_{21}|^2 - |s_{11}|^2 - |s_{22}|^2}{2 |s_{12} s_{21}|} \)

and

\[
h_{21} = \frac{-2s_{21}}{(1 - s_{11})(1 + s_{22}) + s_{12} s_{21}} \tag{23}
\]

The parameters \( s_{11}, s_{21}, s_{12} \) and \( s_{22} \) have their standard definitions (38).

<table>
<thead>
<tr>
<th>FREQUENCY</th>
<th>REFLECT COEFF-IN ( S11 ) MAG ANG</th>
<th>FORWARD-TRAN ( S21 ) MAG ANG</th>
<th>REVERSE-TRAN ( S12 ) MAG ANG</th>
<th>REFLECT COEFF-OUT ( S22 ) MAG ANG</th>
</tr>
</thead>
<tbody>
<tr>
<td>MHz</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2500.0000</td>
<td>.36 -62.46</td>
<td>3.23 106.24</td>
<td>.00 -70.27</td>
<td>.62 -10.35</td>
</tr>
<tr>
<td>3000.0000</td>
<td>.35 -80.64</td>
<td>2.62 107.67</td>
<td>.00 36.09</td>
<td>.64 -12.63</td>
</tr>
<tr>
<td>3500.0000</td>
<td>.39 -80.32</td>
<td>2.30 107.24</td>
<td>.01 7.24</td>
<td>.63 -16.59</td>
</tr>
<tr>
<td>4000.0000</td>
<td>.49 -100.36</td>
<td>2.37 108.18</td>
<td>.02 -14.11</td>
<td>.61 -16.09</td>
</tr>
<tr>
<td>4500.0000</td>
<td>.37 -110.51</td>
<td>2.14 99.86</td>
<td>.02 -34.62</td>
<td>.59 -19.90</td>
</tr>
<tr>
<td>5000.0000</td>
<td>.34 -119.67</td>
<td>1.95 94.16</td>
<td>.03 -53.49</td>
<td>.58 -28.51</td>
</tr>
<tr>
<td>5500.0000</td>
<td>.39 -124.05</td>
<td>1.75 93.25</td>
<td>.02 -63.14</td>
<td>.58 -21.70</td>
</tr>
<tr>
<td>6000.0000</td>
<td>.29 -123.17</td>
<td>1.58 90.67</td>
<td>.03 -78.62</td>
<td>.58 -22.43</td>
</tr>
<tr>
<td>6500.0000</td>
<td>.38 -123.23</td>
<td>1.41 89.62</td>
<td>.02 -79.45</td>
<td>.59 -23.52</td>
</tr>
<tr>
<td>7000.0000</td>
<td>.37 -126.87</td>
<td>1.33 87.72</td>
<td>.03 -84.91</td>
<td>.58 -25.30</td>
</tr>
<tr>
<td>7500.0000</td>
<td>.37 -128.49</td>
<td>1.27 85.35</td>
<td>.03 -88.58</td>
<td>.59 -25.97</td>
</tr>
<tr>
<td>8000.0000</td>
<td>.37 -130.85</td>
<td>1.19 80.68</td>
<td>.03 -91.87</td>
<td>.57 -26.66</td>
</tr>
<tr>
<td>8500.0000</td>
<td>.36 -132.51</td>
<td>1.11 80.63</td>
<td>.03 -99.80</td>
<td>.58 -26.76</td>
</tr>
<tr>
<td>9000.0000</td>
<td>.24 -138.21</td>
<td>1.02 80.18</td>
<td>.03 -99.81</td>
<td>.59 -26.15</td>
</tr>
<tr>
<td>9500.0000</td>
<td>.27 -122.67</td>
<td>.99 81.87</td>
<td>.03 -101.35</td>
<td>.64 -28.89</td>
</tr>
<tr>
<td>10000.0000</td>
<td>.33 -123.62</td>
<td>.93 83.28</td>
<td>.03 -106.63</td>
<td>.66 -32.94</td>
</tr>
<tr>
<td>10500.0000</td>
<td>.42 -165.38</td>
<td>1.04 70.12</td>
<td>.04 -95.72</td>
<td>.64 -48.17</td>
</tr>
<tr>
<td>11000.0000</td>
<td>.22 -166.57</td>
<td>.06 71.41</td>
<td>.03 -109.85</td>
<td>.56 -33.20</td>
</tr>
<tr>
<td>11500.0000</td>
<td>.32 -139.48</td>
<td>.81 77.11</td>
<td>.03 -114.66</td>
<td>.65 -39.95</td>
</tr>
<tr>
<td>12000.0000</td>
<td>.25 -166.77</td>
<td>.05 71.99</td>
<td>.03 -122.00</td>
<td>.75 -68.17</td>
</tr>
</tbody>
</table>

Fig 36. Sample Output Data From Network Analyzer Measurements.
The values of $G_{A,max}$ and $h_{21}$ are plotted on a log-linear scale for each measured ES pseudomorphic MODFET and control sample (Appendix D). A line is drawn through the data and the point where $G_{A,max}$ falls to 0 is $f_{max}$. The value where $h_{21}$ falls to 0 is $f_T$. Tabulated values are given in Table X.

Table X. Microwave Response Data.

<table>
<thead>
<tr>
<th>Device</th>
<th>$f_T$ (GHz)</th>
<th>$f_{max}$ (GHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2787-2A</td>
<td>10.8</td>
<td>15.0</td>
</tr>
<tr>
<td>2787-2B</td>
<td>9.6</td>
<td>12.2</td>
</tr>
<tr>
<td>2812-2A</td>
<td>10.5</td>
<td>12.2</td>
</tr>
<tr>
<td>2812-2B</td>
<td>10.1</td>
<td>11.2</td>
</tr>
<tr>
<td>2815-2A</td>
<td>14.8</td>
<td>17.5</td>
</tr>
<tr>
<td>2815-2B</td>
<td>10.7</td>
<td>12.2</td>
</tr>
<tr>
<td>2816-2A</td>
<td>12.7</td>
<td>16.0</td>
</tr>
<tr>
<td>2816-2B</td>
<td>8.0</td>
<td>10.5</td>
</tr>
<tr>
<td>2816-1A</td>
<td>10.0</td>
<td>11.1</td>
</tr>
<tr>
<td>2816-1B</td>
<td>8.4</td>
<td>9.2</td>
</tr>
</tbody>
</table>

Lapping and Dicing. To make noise figure measurements on individual devices, it was necessary to lap wafers to approximately 200-250 μm thickness. Next, wafers had to be diced into individual devices for mounting into the microstrip package of Fig 21.

To thin the wafers, they were placed transistor-side down on a glass slide and mounted there with wax. The substrates were then mounted in a jig and thinned on a
lapping table. After demounting and cleaning, the wafers were DC tested to verify that lapping did not damage the devices.

Next, wafers were diced into discrete devices. They were mounted on a sheet of sticky plastic film and diced using a wafer saw. During the cutting operation, DIW was sprayed on the surface to cool and wash the wafer. DC tests were again performed on the devices to verify proper operation before bonding into a microstripline package. Unfortunately, testing at this stage revealed significant, almost total degradation of DC characteristics. Transconductance and drain current were typically less than 1% of their values before dicing. A device that exhibited a peak current of 25 mA before dicing could only produce 400 μA after. That degradation made it impossible to proceed with the intended noise figure measurements.

Despite the absence of NF data, it was still possible to analyze the success of the experiment, based on DC and network analyzer data. This analysis is presented in the following Chapter.
V. Analysis of Results.

As the results of Chapter 4 show, the Schottky barrier height was not raised for the pseudomorphic MODFET with a surface $p^+$-layer under the gate. In this chapter, possible causes of that discovery will be postulated. Other results for the ES device will also be compared and contrasted to those for their respective control samples. These include transconductance, threshold voltage, contact resistance and microwave response. Finally, the fabrication processes used in this effort will be discussed and their impact on the results analyzed.

Schottky Barrier Height

The computer-generated plots of Figs 23, 24 and 25 suggest that the ES pseudomorphic MODFET samples should exhibit barrier height increases of between 0.4 and 0.8 V over their respective control samples. The experimental barrier height data in Table IX, however, indicate that the Schottky barrier for the ES device did not increase. Both the mean observed barrier height and the minimum and maximum observed barrier heights for the control samples were higher than those for the corresponding ES sample. These observations are summarized in Fig 37, where the predicted ES pseudomorphic MODFET conduction band, the pseudomorphic MODFET conduction band, and an estimate of the conduction band based on observed data are given. There was only one
exception to this trend of lower Schottky barriers on ES devices. On sample 2915-1, the mean and range values for the ES device slightly exceeded those for the control sample. Since the sister sample, 2815-2, did not exhibit the same behavior, this is probably not a result of the phenomenon of concern here. Rather, it is likely a result of an unknown processing variable.

Fig 37. Pseudomorphic MODFET Conduction Band Profiles (a) ES Device (Calculated) (b) Control Device and (c) ES Device, Based on Observed Data.

This surprising trend of lower barriers may be the result of different phenomena postulated here are highly
avenues of exploration in attempting to increase ES barrier heights. The possibilities include problems with the incorporation of Be atoms in the GaAs lattice during MBE growth, the incorrect adaptation of the ES MODFET theory of reference (3), and excess strain in the lattice of the pseudomorphic structure. The possibility that the \( p^+ \) layer was etched during fabrication was also considered.

It is conceivable that the surface GaAs layer was not doped properly during MBE growth, or that the Be dopant atoms diffused out of the GaAs layer at some later stage in processing. The layer was grown with a substrate temperature of 610°C (36). The only other time during fabrication that the wafer was at an elevated temperature was during ohmic contact alloying, when the temperature was 500°C (UI) or 425°C (AFAL), both for periods less than one minute. There is no appreciable diffusion of Be atoms at these temperatures and times (39). A concentration-dependent diffusion coefficient of \( 10^{-16} - 10^{-15} \text{ cm}^2/\text{sec} \) has been reported for \( 2-3 \times 10^{19} \text{ cm}^{-3} \) Be atoms in GaAs at 600°C, but the coefficient rises quickly to \( 10^{-12} \text{ cm}^2/\text{sec} \) for \( N_A = 5 \times 10^{19} \text{ cm}^{-3} \) (40). Additionally, Be atoms have been observed to rapidly and anomalously diffuse interstitially during MBE growth at 680°C, converting adjacent semi-insulating GaAs into \( p^+ \)-GaAs (41). This occurs for Be concentrations above \( 1 \times 10^{19} \text{ cm}^{-3} \) (41:4131). If interstitial Be atoms were available in the GaAs layer, this same mechanism could conceivably result in Be diffusion into the \( n \)-type AlGaAs of
the ES pseudomorphic MODFET and compensation of the Si dopant atoms. This would result in a lower conduction band level and therefore a lowered barrier height. For the control samples, the compensated AlGaAs region would probably have been etched with the p⁺ layer. It is also possible but less likely that Be atoms precipitated out of the lattice, forming oxides at the surface or disrupting the AlGaAs interface.

Another possible explanation for the lower barrier heights on ES pseudomorphic MODFETs lies in the theory developed for barrier enhancement. Priddy (3) performed his analysis on standard MODFETs, beginning with the conduction band structure of Fig 7. The quantum well of the pseudomorphic MODFET (Fig 18) is significantly different; there is a second band discontinuity where the InGaAs layer meets the GaAs buffer layer, resulting in a rectangular quantum well rather than the triangular one of the standard MODFET (Fig 7). There is also a different conduction band offset, ΔE_c, at the InGaAs/AlGaAs interface, owing to the fact that this structure uses a different Al mole fraction x = 0.15. The InGaAs/AlGaAs quantum well is also deeper than that for GaAs/AlGaAs by approximately 300 meV (35). There may be enough perturbation of the band structure due to these differences that the ES MODFET charge control model no longer holds in its present form, or at best provides only a qualitative prediction of the barrier height.

Yet another phenomenon may cause the lower barrier in
the ES pseudomorphic MODFET. As stated earlier, there is a lattice mismatch at the interface of the InGaAs layer with the GaAs buffer layer below and the AlGaAs layer above. That strain may carry through the AlGaAs layer into the $p^+$-GaAs cap. As the total AlGaAs and $p^+$-GaAs thicknesses increase, so does the amount of strain (42). That strain would affect the barrier height. The total thickness of material above the InGaAs layer is 455 - 480 Å for devices fabricated in this effort. No other pseudomorphic device has been grown with such a large epitaxial thickness. Since the control samples had some of that thickness etched away, the lattice of those devices would experience less strain and less band bending, resulting in a higher barrier. Current theoretical efforts at the University of Michigan are addressing this possibility of increased strain using computer simulations (42).

Analysis of the barrier height data also reveals that the barrier height is fabrication dependent. The barrier height data in Table IX indicates that, in most cases, UI and AFAL fabrications do not result in the same mean and range of barrier heights. There is no trend, however, to indicate that the UI devices (those with a -1 suffix) are consistently higher or lower than the AFAL devices (-2 suffix). No conclusive explanation for this phenomenon can be offered. However, analysis of the gate metals used for each sample (Tables V and VI) shows that those with Al as the gate metal exhibit higher barriers than those with
Cr/Pd/Au. The one sample with the Ti/Au gate (2816-1) reveals a lower barrier than all others.

It should also be noted that there is as much variation in barrier heights from one fabrication to another as there is from ES device to control sample. Additionally, in some cases there is a large range of observed barrier heights across an individual sample. These observations may be attributable to arsenic oxide formation under the gate metal in some cases, even though the native surface oxides on GaAs are unstable (43). It is also possible that beam flux and doping variations across the wafer during MBE growth contributed to the observed variations in barriers (3:6-4).

Another possible explanation for the barrier height observations is that the $p^+$-layer was etched at some point during fabrication. That eventuality was discounted for two reasons. Extreme care was taken during fabrication to ensure that no etchants came in contact with the $p^+$-layer under the gate region. The only substances with which the surface came in contact were DIW and organic solvents such as trichloroethane, acetone, and methyl and isopropyl alcohols. Because of the possibility of surface etching, the wafer was not exposed to DIW for long periods, and no ultrasonic agitation of the wafer was allowed during fabrication. Additionally, had the surface been etched, the gate metal would have been evaporated onto the n-type AlGaAs, resulting in barrier heights nearly identical to those of the control samples, instead of the lower barriers observed.
In addition to the barrier height, there are other experimental results that are worthy of note. These include transconductance, contact resistance, threshold voltage and microwave response.

**Transconductance**

From Table VIII, it is evident that control samples exhibit a higher transconductance in all cases. This correlates with the transconductance expressions, Eqs 6 and 12. For the ES device, the spacing between gate metal and the 2DEG is greater than for the control sample. One then expects a lowered transconductance for the ES device. This may be described as a disadvantage. The fact that the gate cannot be recessed because of the presence of the p⁺-layers means that it is not possible to realize very high transconductances, using these fabrication techniques. This may be overcome with a method using a p⁺-implantation into a recessed gate region.

Another comparison may be made between the best observed value of external transconductance (230 mS/mm for sample 2815-2A) and the best result reported in literature for a comparable device (270 mS/mm) (6:567). It should be noted that the best reported device used a 1 µm gate length and 100 Å recessed gate, while device 2815-2A utilized a 1.35 µm gate and no gate recessing. Considering these limitations, the values obtained here are quite remarkable.
Contact Resistance

The data of Table VII show that there was a great deal of variation in contact resistance from sample to sample and between fabrications. The UI fabrications produced a wide variation in contact resistance, while the AFAL results were consistently low. The best contact resistances observed (0.002 $\Omega$-mm for device 2815-2) are better than the best ohmic contacts reported in the literature (44), which were as low as 0.035 $\Omega$-mm. These low contact resistances contribute to the high transconductance observed earlier.

The consistently low AFAL resistances can probably be attributed to the equipment used. The AFAL alloying procedure was performed with a computer controlled oven. That closed-loop system provided precisely controlled alloying temperatures and times. Once the procedure was started, no operator intervention was required. At UI, on the other hand, the alloying procedure was completely manual.

The source-drain metal depositions may also have affected the results. Different metal layerings were used at the two laboratories (see Appendices B and C). Contacts are made ohmic by alloying due to the diffusion of Ge atoms from the surface deposition. Perhaps atoms diffused more readily from the discrete Ge layer used at AFAL than from the Au/Ge eutectic used at UI, resulting in higher concentrations at the contact and less resistance.
Threshold Voltage

From Table IX, the threshold voltage, \( V_{\text{off}} \), is lower for the ES device than the control sample, making the ES device more depletion mode than the control sample. This is observed in all seven cases where data are available. Those control samples where no value of \( V_{\text{off}} \) is given are those where no appreciable transconductance was observed, due to overetching. The expression for \( V_{\text{off}} \) in an ES MODFET, Eq 9, does not predict this lower ES device value. However, Eq 2, which gives the threshold voltage for a standard MODFET, was an adequate predictor of the change. That equation predicts that \( V_{\text{off}} \) will decrease with increasing doped AlGaAs thickness. Since the \( p^+ \)-layer effectively adds to that thickness, one may surmise that the results of this effort are not inconsistent with that model. The resulting change in \( V_{\text{off}} \) from control to ES devices is relatively constant across the sample set, ranging from 0.4 to 0.8 V. Three samples fabricated and etched together late in the effort; 2812-2, 2815-2 and 2816-2; exhibited a more consistent change in \( V_{\text{off}} \). This points to the variations in etchants and etch procedures as a primary cause for the variable change in \( V_{\text{off}} \). The change in \( V_{\text{off}} \) could probably be made more consistent with additional experiments, since the optimal and most consistent etch procedure was found late in the effort.
Microwave Response

As the data in Appendix D and Table X indicate, control sample microwave responses consistently surpass those of ES devices. Analysis did not predict this result (Eq 14), but suggests equal responses. An explanation may be gleaned from the results of previous work. It has been observed that gate-source capacitance \( C_{gs} \) is often a function of gate bias, decreasing linearly with increasing gate voltage, even in regimes where transconductance is relatively constant (45:784). In this effort, to obtain maximum forward gains, the control samples were biased at higher values of gate voltage than were the ES devices. If the capacitance in fact decreased with increasing gate voltages, the higher gate bias would result in the improved microwave responses.

Previous efforts have also indicated that placing the gate metal closer to the 2DEG improves switching speed of the device (12:1020). This is attributed to parasitic interconnect capacitances. As the gate is recessed, the transconductance increases, as well as the capacitance between the gate finger and the source contact \( C_{gs} \). However, if the parasitic interconnection capacitances are significantly larger than that intrinsic capacitance, the effect of recessing has a minimal effect on overall capacitance. Such may be postulated as the effect observed here. The control devices, by virtue of the \( p^+ \)-layer etching, effectively incorporate a "recessed" gate, compared to the ES devices. This results in the higher transconductance with
little change in total capacitance. The result is improved microwave performance.

Again, the devices produced in this effort are qualitatively comparable to those cited in published literature (6). Device 2815-2A exhibited an $f_T$ of 14.8 GHz and $f_{\text{max}}$ of 17.5 GHz, while for the $y = 0.15$ device in ref (6), $f_T$ was 21.5 GHz and $f_{\text{max}}$ was 37.0 GHz. One cause of the difference is extracted from Eq 15. Had a 1 μm gate length ($L_g$) been used instead of the 1.35 μm gate, an increase in $f_T$ of 35% could be expected, yielding a 20 GHz cutoff. A similar improvement in $f_{\text{max}}$ could also be expected. Additionally, in the published results, the gate was recessed approximately 100 Å more than in this effort. Likely, this would result in higher transconductance and improved high frequency performance, as discussed in the preceding paragraph.

In summary, the degraded performance of the ES pseudomorphic MODFET as compared to the control samples can be attributed to one primary cause. The additional thickness of the $p^+$-layer moves the gate further away from the 2DEG, resulting in lower values of threshold voltage, transconductance and peak microwave operating frequency. While it is not certain that the $p^+$-GaAs layer was etched completely, it is known from the results that the control sample etch procedure removed the layer at least partially. There is certainly a smaller gate-2DEG distance on the control samples. All the observed differences between control and ES devices (except the lower ES barrier) can be attributed to
the greater gate-2DEG distance of the ES device, not to the $p^+$-doping of the layer. Why the $p^+$-layer had no effect was discussed earlier in this chapter.

One final analysis examines the fabrication procedures used in this effort.

**Fabrication Procedures.**

Two primary fabrication procedures at two different laboratories were used in this effort, using significantly different equipment and operating procedures, although the basic fabrication technology was the same. Within this framework, a number of variations were integrated. There were different device doping levels and layer thicknesses. Different gate metals were used and varying etch procedures were attempted. A total of 24 different samples were fabricated from 6 MBE growths using a variety of FET fabrication procedures, in which every effort was made to protect the integrity of the $p^+$-layer. The results were relatively consistent across the range of samples. Had there been any errors in fabrication that resulted in lowered barrier heights for the ES samples, it is highly unlikely that the error would be repeated across so broad a range of fabrication conditions.

If there are factors in the ES pseudomorphic MODFET fabrication process that led to unexpected results, they must be in the general method for growth, fabrication and etching. Perhaps the wet chemical etch procedures used to remove the $p^+$-layer somehow alter the characteristics of the
device. With this method, it is very difficult to predict and control the rate at which the $p^+$-layer is etched. At these small dimensions, it is even more difficult to assess directly exactly how much material has been etched. It was impossible to determine exactly when the layer had been completely etched and when the removal process should be stopped to prevent the etching of the underlying AlGaAs layer.

It is also possible that the thin $p^+$-GaAs layer is somehow damaged by the multitude of processing steps the wafers must go through before the gate contact is applied. With the $p^+$-layer as thin as it is, it would not be difficult to damage or remove the layer in handling, cleaning and processing. There is even the possibility that the photoresist developing chemicals can etch GaAs, although the rate of etching is not known.
VI. **Conclusions and Recommendations**

The pseudomorphic MODFET is a device which has the potential of revolutionizing the semiconductor industry, owing to its extremely high electron mobility and carrier saturation velocity. This thesis has contributed to the development of that device by investigating variations of its structure. The impacts of these variations were measured at DC and microwave frequencies. There are consistent, reproducible and significant consequences to report. These results are summarized in the following conclusions. Recommendations for future study of the device and its processing procedures complete the discussion.

**Conclusions**

1. Pseudomorphic and ES pseudomorphic MODFETs were successfully fabricated from the same MBE-grown wafers, using identical fabrication processes. Fabrication in different laboratories yielded similar results. The $p^+$-layer on the control samples was etched before deposition of the gate contact.

2. The samples exhibited extremely low contact resistances, as low as 0.002 $\Omega$-mm. These values are comparable to or better than the best reported values for this family of devices.

3. Extremely high transconductance values were ob
served, as high as 230 mS/mm at room temperature. These values are exceptional for devices fabricated with 1.35 - 1.5 μm gate lengths and no gate recessing.

4. The devices exhibited microwave responses as high as 15-17 GHz. Considering the large gate lengths used, the values are comparable to the best microwave responses reported in the literature.

5. Pseudomorphic MODFETs fabricated without p⁺-layers under the gate contact consistently exhibited higher Schottky barrier heights than those with the layer. This result was unexpected, since the charge control model developed in ref (3) predicted a larger barrier for the ES device.

6. The reduced barrier height of the ES pseudomorphic MODFET may result from one of three physical mechanisms. The Be dopant atoms may not have been incorporated into the lattice properly. The physical differences between standard and pseudomorphic MODFETs, which are not taken into account in the charge control model, may contribute to errors in the model. Lattice strain in the pseudomorphic MODFET may limit the barrier height.

7. The wet etching procedures were difficult to use, apparently etching faster than published rates. The pH 7.05 etch was found to react sufficiently slow to preserve device characteristics, while removing the p⁺ layer in reasonable time periods. Etching in an ultrasonic bath apparently makes the etch depth more reproducible. This is
probably because the bath breaks surface tension in the very small etch channels, and keeps fresh etchant on the wafer surface.

8. Control samples consistently exhibited higher transconductance and microwave response than ES devices. This is directly attributable to the smaller distance between the gate and 2DEG. This may be a significant disadvantage to the use of enhanced Schottky devices fabricated with the methodology used here. The use of p⁺-doped surface layers produces a penalty in DC and microwave response.

9. The ES pseudomorphic MODFETs were more depletion mode than their reference counterparts. This also is attributable to the greater distance of the gate from the 2DEG. Consequently, this may limit the range of applications for the device.

10. Using a wafer saw to dice samples resulted in the degradation of device characteristics. That may be caused by the process itself, or the process may impact the integrity of the strained lattice of the device.

Recommendations

The following recommendations for future investigation are based on the results outlined above. The investigations suggested should be of great significance as this important pseudomorphic device is further developed.

1. Fabricate ES pseudomorphic MODFETs with lower doping in the p⁺-layer. This may produce higher barriers on the ES devices, especially if the incorporation of Be atoms in the
lattice is a significant factor.

2. Attempt the MBE growth with the AlGaAs gradually graded down to GaAs under the $p^+$-layer, instead of the abrupt change used in this effort. This would alter the band structure of the device, possibly allowing the $p^+$-layer to enhance the barrier. It would indicate whether there are additional factors that should be incorporated in the charge control model to accurately predict barrier heights on ES pseudomorphic devices.

3. Attempt ES device fabrication with AlGaAs layers as thin as 250 Å and $p^+$ GaAs layers as thin as 50 Å. This may reduce lattice strain and contribute to higher barriers, while retaining the essential elements for MODFET operation.

4. Investigate the actual etch rate of the pH 7.05 etchant on very thin films. All data published on the etchant to this point has concentrated on etching of bulk GaAs and AlGaAs. Precise data on etching of thin films would indicate exactly how long is required to etch the $p^+$-layer without removing the underlying AlGaAs.

5. Attempt $p^+$ layer etching with alternate dry etching techniques. Reactive ion etching may be a suitable candidate, since it etches very isotropically and to precise depths.

6. Investigate an implantation technique for establishing a $p^+$-layer under the gate. Such a technique could raise the barrier, while keeping the gate metal close to the 2DEG, minimizing penalties in transconductance and microwave
response.

7. Investigate the problem of dicing individual devices from the wafer. Determine if degradation was due to impurities in the DIW used in dicing, or if vibrations from the wafer saw contributed to the degraded characteristics. If vibration caused the degradation, that would significantly impact the feasibility of using pseudomorphic MODFETs in a range of practical applications.

8. Develop a more exact treatment of the charge control model for this device. Perform a review and update of the ES MODFET theory to incorporate the different structure, quantum well and conduction band of the pseudomorphic MODFET.
APPENDIX A

Band Diagram Modelling Program
100 '************** PSEUDO-MORPH PLOT PROGRAM **************
****
110 ' Revised and corrected 4 April 1986
120 ' Written by Kevin L. Priddy
130 ' This program plots the band diagram given Na, Nd, Vb, x, and the layer thicknesses
140 ' Program to determine Ns and Voff and plot the band diagram.
150 ' This program assumes the depletion approximation is valid and also puts
the donor level in the bulk AlGaAs at Ec.
160 CLS
170 EO=8.854D-14
180 Q=1.602D-19
190 INPUT "InGaAs Device?";A$
200 INPUT "Mole fraction of Al";X
210 INPUT "Metal-semiconductor barrier height";VB
220 INPUT "Nd";ND
230 INPUT "Na";NA
240 INPUT "p+ layer thickness";T:T=T*lE-08
250 INPUT "AlGaAs layer thickness";DD:DD=DD*iE-08
260 INPUT "Separation layer thickness in Angstroms";DI:DI=DI*iE-08
270 COLOR 7
280 E2=EO*(13.2-2.8*X)
290 El=EO*13.2
300 DEC=.811*X
310 IF A$="y" OR A$="Y" THEN DEC1=.3 ELSE DEC1=DEC
320 VOFF= DEC-DEC1-Q*ND*DD/DD/(2*E2)+Q*NA*T*T/(2*El)+VB-Q*ND*DD*T/E2+EFO
330 IF VOFF>0 THEN RHS=VOFF+DEC1 ELSE RHS=DEC1
340 DENOM = (DD+DI+E2*T/E1+.0000008)*Q/E2
350 NS = -VOFF/DENOM
360 NS = CINT(1E-09*NS)/1E-09
370 IF VOFF>0 THEN NS=0
380 RHS = RHS-1.25E-13*NS
390 C1=Q*ND*DD/DD/(2*E2)+RHS-Q*NS*(DD+DI)/E2
400 ECMAX=0
410 XMAX=0
420 CLS
430 LOCATE 1,1,0
440 GOSUB 830
450 FOR Z=0 TO 180 STEP 18
460 LINE (160,180-Z)-(639,180-Z),6
470 NEXT Z
480 FOR P=160 TO 639 STEP 50*4.79E-06/(DD+DI+T)
490 LINE (P,0)-(P,180),6
500 NEXT P
510 J= -1
520 FOR I=0 TO DI+DD+T+1E-10 STEP 1E-08
530 J=J+1
540 IF I <= DD+DI THEN GOSUB 650
550 IF I > DD+DI THEN GOSUB 740
560 IF EC > ECMAX THEN GOSUB 790
570 NEXT I
580 LOCATE 9,1,0:PRINT "Ecmax=";ECMAX;
590 PRINT "eV"
600 LOCATE 10,1,0:PRINT "Ns=";NS;
610 PRINT "cm^-2"
620 IF INKEY$ =" " THEN 630 ELSE 640
630 FOR U=1 TO 20:LPRINT:NEXT U
640 END
650 'Routine for Ec and plot for i<dd+di
660 IF I<DI THEN EC=RHS-I*NS*Q/E2 ELSE EC=Q*ND*(I-DD-DI)^2/(2*E2)+RHS-Q*NS*I/E2
665 IF EC<0 THEN EC=0
670 GOSUB 700
680 IF J=0 THEN LINE (639,180)-(X,Y),7 ELSE LINE -(X,Y),7
690 RETURN
700 'sets value for x and y
710 X=FIX(479*(1-J*1E-08/(DD+DI+T)))+160
720 Y=FIX(180*(1-(EC/2)))
730 RETURN
740 'Routine for Ec and plot for (i>dd+di)
750 EC=CI+Q*ND*DD*(I-DD-DI)/E1-DEC-Q*NA*(I-DD-DI)-2/(2*E1)-Q*NS*(I-DD-DI)/E1
760 GOSUB 700
770 LINE -(X,Y),7
780 RETURN
790 'Routine for finding Ecmax and xmax
800 ECMAX=EC
810 XMAX=I
820 RETURN
830 'places value on screen
840 LOCATE 2,1,0:PRINT "x=";X
850 LOCATE 3,1,0:PRINT "Vb=";VB;
860 PRINT "V"
870 LOCATE 4,1,0:PRINT "Nd=";ND;
880 PRINT "(cm)^-3"
890 LOCATE 5,1,0:PRINT "Na=";NA;
900 PRINT "(cm)^-3"
910 LOCATE 14,13,0:PRINT "Ec/q"
920 LOCATE 15,10,0:PRINT "(0.2V/div)"
930 LOCATE 6,1,0:PRINT "Voff=";
940 PRINT VOFF;:PRINT "V"
950 LOCATE 7,1,0:PRINT " T=";
960 PRINT T*1E+08;
970 PRINT " ang"
980 LOCATE 8,1,0:PRINT " dd+";
990 PRINT DD*1E+08
1000 PRINT " ang"
1010 LOCATE 9,1,0:PRINT "di=";DI*1E+08;:PRINT "ang"
1020 LOCATE 24,19,0:PRINT "0"
1030 LOCATE 25,21,0:PRINT "0"
DEPTH INTO MODFET (50 ANG/DIV)"
1040 LINE (160,180)-(137,190),6
1050 RETURN
APPENDIX B

University of Illinois Fabrication Procedures
This appendix describes the procedures used to fabricate different MODFET structures from MBE-grown substrates. The substrates were provided by the University of Illinois Coordinated Sciences Laboratory. The procedures begin with indium removal from the back side of the wafer, and conclude with the final overlay metallization step. While the procedure is described for a single sample, it should be understood that several samples from different MBE growths were fabricated at the same time.

**Cutting**

MBE-grown layers are fabricated on large wafers. A small portion of the wafer was scribed off for fabrication. The scribed sample measured approximately 1 cm². Before processing, the wafer was inspected under a microscope for surface contaminants.

**Indium Removal**

Before MBE growth, indium solder was used to mount the back side of the starting material to a holder. Before FET fabrication, the indium must be removed leaving a smooth surface. A smooth back side is necessary before the wafer can be placed on the spinner for further processing. The following is the sequence of steps used to remove the indium.

1. A solution of 1 g HgCl₂ in 10 ml dimethyl formamide was used. Large quantities of the solution were mixed and stored before this fabrication process.
2. The solution was poured in a small beaker and the wafer immersed in it. Periodically, the beaker was placed in an ultrasonic tank and agitated for 15-20 seconds.

3. The wafer was occasionally removed from the solution and rinsed with methanol from a squeeze bottle. This removed large particles of indium. Before re-immersing in the solution, the wafer was rinsed in deionized water (DIW).

4. After approximately 10 minutes in the solution, all indium was removed from the backside of the wafer. It was again rinsed in methanol, followed by DIW.

5. The wafer was dipped in a solution of Alconox cleaner. This removed any \( \text{HgCl}_2 \) that remained on the surface.

6. The wafer was thoroughly rinsed in DIW and dried with dry nitrogen.

**Lapping**

To facilitate handling, a protective coating of photore sist was first placed on the front surface. The back side of the material was then thinned to a thickness of 350-400 \( \mu \text{m} \).

1. The wafer was placed on a glass slide and baked at 110\(^\circ\) C for 5 minutes to dry the surface.

2. The wafer was removed from the oven and placed on the photoresist spinner. The wafer was spun and dry nitrogen sprayed on the surface to remove surface particles.

3. Several drops of AZ-1350J photoresist were placed on the wafer's surface. The sample was spun at 5000 rpm for 30 sec.
4. The wafer was again placed on a glass slide and baked at 110°C for 30 minutes. This hardened the photoresist.

5. The wafer was mounted on a lapping block. The block was first heated on a hot plate. Paraffin was melted on the surface and the wafer placed on the block, crystal growth (shiny) side down.

6. Powdered 5 μm dry grit was placed on a lapping surface and DIW added to create a slurry mixture. The inverted lapping block was placed on the lapping surface. Using a figure-eight motion with the lapping block, the back surface of the wafer was lapped away. Periodic checks were made with a micrometer until the desired thickness was reached.

7. The wafer was rinsed in DIW to remove lapping grit. It was then removed from the lapping block by reheating the block on a hot plate, melting the paraffin.

8. Paraffin was removed from the wafer with a stream of trichloroethane. The protective photoresist was then removed with an acetone spray. The wafer was cleaned in methanol and DIW, and dried with nitrogen.

**Mesa Etch**

This procedure etched the wafer down to GaAs substrate material, to isolate individual MODFETs.

1. The wafer was dried for 5 minutes at 110°C to remove surface moisture.

2. The wafer was again placed on the photoresist spinner and coated with the AZ 1350 J photoresist. The wafer was spun at 5000 rpm for 30 seconds.
3. The sample was baked at 90°C for 20 minutes.

4. The wafer was aligned under the mesa etch mask and exposed under ultraviolet light (UV) for 6 seconds.

5. The wafer was developed in 5:1, DIW: AZ 351 developer for 45 seconds.

6. The wafer was inspected under the microscope for mesa definition and recycled through the photoresist procedure as necessary.

7. The sample was placed in a beaker of 3:1:1, DIW:H₂O₂:HF for 8 seconds. This etched the wafer down to the GaAs buffer layer.

8. The wafer was rinsed thoroughly in DIW to stop the etch.

9. Photoresist was stripped in acetone, cleaned in methanol and DIW, then dried with nitrogen.

10. The resistance of etched areas was measured with probes connected to a curve tracer. A high resistance indicated that the active regions had been completely etched away.

Source and Drain Contact

Source and drain ohmic contacts were formed in a two-step process. Metal was first evaporated onto the surface. Transient annealing was then used to form the ohmic contacts.

Metallization

1. The wafer was baked at 110°C for 5 minutes to remove surface moisture.

2. AZ 1350 J photoresist was applied and spun for 30 sec-
onds at 5000 rpm.

3. The wafer was softbaked at 900°C for 20 minutes.

4. The photoresist was thickest at the edges of the wafer, and had to be removed there. Black paper cutouts were made just smaller than the sample. The cutouts were placed over the sample in the mask aligner and the edge photoresist exposed to UV. That photoresist was developed in 5:1, DIW:AZ 351 as before.

5. The wafer was placed back in the mask aligner and aligned under the source and drain contact mask. It was exposed for 6 seconds to UV light.

6. The source and drain contact areas were removed in 5:1, DIW:AZ 351.

7. The sample was inspected under the microscope for proper source and drain definition.

8. Sample was loaded into the evaporation chamber, which was then pumped down to approximately 1 x 10^-6 torr.

9. Contact metal was evaporated, beginning with 400 Å AuGe. 210 Å of current was applied to the heater. 110 Å Ni was evaporated with the electron gun, using 75 mA gun current. Finally 600 Å Au was applied with 230 Å heater current. Thicknesses were monitored with a Sloan digital thickness monitor.

10. The samples cooled for 10 minutes before the chamber was brought up to atmospheric pressure.

11. Metal was lifted off with an acetone soak. The wafer was periodically placed in an ultrasonic bath for up to 5
seconds to agitate and dissolve the photoresist.

12. Source and drain metal was inspected under a microscope for proper definition.

**Source and Drain Alloying to Form Ohmic Contacts.**

1. The alloying oven was profiled and stable at 500° C.
2. The sample was placed in a quartz boat and loaded into the sample tube at the end of the oven.
3. The oven was purged with hydrogen for 3 minutes. This time also allowed samples at the end of the sample tube to slowly come up to temperature.
4. A quartz boat with a sample was pushed into the oven and annealed for 50 seconds.
5. The boat was pulled back out to the edge of the tube to cool for 3 minutes.
6. The boat was removed from the oven and the sample from the boat.
7. Finally, the samples were tested on a curve tracer to determine if contacts were ohmic.

**Etch p⁺-Layer from Control Samples.**

To have control samples without p⁺-layers, the layer under the gate must be removed before applying the gate contact. This step is performed by masking off half of the sample with photoresist (ES samples) and etching under the gate for control samples. The following is the sequence of events for this task.

1. A sample was baked for 5 minutes at 110° C.
2. The sample was placed on a photoresist spinner. Next, AZ 1350 was applied. It was spun at 5000 rpm for 30 seconds.

3. The sample was baked for 20 minutes at 90°C.

4. The sample was placed in a mask aligner. Half of the sample was covered with black paper. That portion covered was designated as the ES sample. The uncovered portion of the sample was exposed to UV.

5. Exposed photoresist was removed in diluted AZ 351 developer. The sample was inspected under a microscope.

6. The sample was placed in a solution of NH₄OH:H₂O₂:DIW in a concentration of 3:1:150 by volume. Samples were dipped to etch the p⁺-layer, based on a 30 Å/s etch rate (36).

7. Photoresist was stripped off with acetone and the sample rinsed in methanol and DIW.

Apply Gate Contact

With the gate and source contacts applied and alloyed, and with the p⁺-layer on control samples etched off, the gate Schottky barrier contact was applied.

1. The sample was baked at 110°C for 5 minutes to remove surface moisture.

2. AZ 4110 photoresist was applied and spun for 30 seconds at 5000 rpm.

3. The sample was pre-baked at 70°C for 20 minutes.

4. Photoresist was exposed and developed at the edges of the wafer as before.

5. The wafer was placed in the mask aligner and aligned.
under the gate mask. The photoresist was exposed for 7.5 seconds at a power setting of 8.7 mW/cm$^2$.

6. The sample was soaked in chlorobenzene for 15 minutes.

7. The sample was post-baked in a 900°C oven for 10 minutes.

8. Photoresist was developed for 60 seconds in 3.5:1, AZ 400K developer:DIW.

9. The wafer was soaked for 20 seconds in a "descumming" solution (1:10, NH$_4$OH:DIW) to remove photoresist from the gate region.

10. The wafer was rinsed in DIW and dried with nitrogen.

11. The wafer was inspected under a microscope for proper gate definition.

12. The sample was placed in an evaporation chamber which was then pumped to approximately 10$^{-6}$ torr.

13. Aluminum or a sequence of titanium and gold was evaporated to form the gate contact. Titanium (500) Å was evaporated with an electron gun at 75 mA, followed by 2000 Å of Au. The heater current was set at 225 A.

14. Samples were cooled for 10 minutes before opening the chamber to atmospheric pressure.

15. The photoresist and metal were lifted off with an acetone soak. The beaker was periodically placed in the ultrasonic tank and agitated for up to 15 seconds. The liftoff process took 10-15 minutes, typically.

16. The sample was rinsed in DIW and dried with nitrogen.
17. The sample was inspected under the microscope for proper gate formation.
18. The sample was tested on the curve tracer for I-V characteristics.

**Overlay Metal Evaporation**

To provide a good surface for bonding, thicker metal was evaporated onto the regions of the contact pads where bond wires would later be attached.

1. The process used here was exactly the same as for gate metallization, with one exception. A different mask was used to allow metallization on source, gate and drain pads, but only in the areas where bond wires were likely to be attached. There is no need to apply thicker metal to the actual gate, between the source and drain contacts.
2. At this point, the samples were ready for post-fabrication DC testing, dicing and mounting, and for microwave testing.
APPENDIX C

Air Force Avionics Laboratory Fabrication Procedures
The fabrication procedures used at the Air Force Avionics Laboratory (AFAL) are similar to those used at UI and described in Appendix B. However, there are significant differences in procedures and equipment used. The process includes indium removal, cleaning, mesa etching, source-drain contact, gate contact, overlay metallization and lapping. The wafers grown at UI by MBE were scribed and a portion of the wafer shipped to AFAL. The samples were approximately 2 cm².

**Indium Removal.**

Before processing could proceed, the indium used to hold the wafer in place in the MBE system was removed. This was accomplished by mounting a Si wafer on top of the MODFET wafer and etching the indium in hot HCl.

1. The MODFET chip, along with a clean, bare Si wafer were baked at 150° C for 60 minutes to remove surface moisture.
2. Hexamethyldisilazene (HMDS) was dropped onto the MODFET wafer to promote surface adhesion. After 10 seconds, the wafer was spun at 1000 rpm for 30 seconds. After another 10 seconds, the wafer was coated with MP-1375 photoresist and spun again for 30 seconds.
3. The same procedure was performed on the bare Si wafer.
4. The MODFET wafer was placed upside down on the surface of the Si wafer.
5. The Si/MODFET structure was baked at 100° C for 45 minutes.
6. A beaker of HCl was heated on a hot plate to 65° C.
7. The layered wafers were placed in the warm HCl. The indium was etched from the backside of the MODFET wafer, while the front of the wafer was protected by photoresist and the Si wafer. The etch continued until no more surface reaction (bubbling) was observed.

8. The wafers were placed in a beaker of DIW to stop the reaction. The wafers were then rinsed in flowing DIW until the water reached 10 Ω.

9. The wafers were blown dry with nitrogen.

10. The wafers were soaked in acetone overnight. They were then separated carefully.

11. The MODFET wafer was cleaned by rinsing in trichloroethane (TCE), acetone, methanol and isopropyl alcohol. It was again dried with nitrogen.

Mesa Etch

1. The wafer was inspected under a microscope for surface contaminants. When needed, wafers were cleaned again with TCE, acetone, methanol and isopropyl alcohol.

2. The MODFET wafer was baked at 150°C for 60 minutes.

3. HMDS was dropped on the wafer. After 10 seconds, the wafer was spun at 4000 rpm for 30 seconds. MP-1470 photoresist was applied and spun at 4000 rpm for 30 seconds.

4. The wafer was softbaked at 90°C for 30 minutes.

5. The coated wafer was exposed under the mesa etch mask for 20 seconds.

6. The photoresist was developed for 60 seconds with MP 351
developer diluted 1:5 with DIW. To develop, the wafer was placed on a spinner, spun at low speed and the diluted developer applied continuously with a spray bottle.

7. The resist was hard baked for 30 minutes at 1000 \(^\circ\) C.

8. The wafer was placed in 8:1:1, DIW: \(\text{H}_2\text{O}_2\):HF for 20 seconds. It was rinsed in flowing DIW to 10 M\(\Omega\), then blow-dried with nitrogen.

9. The mesa height was measured with a DEKTAC profilometer. Mesa height was typically 2000-3000 Å.

**Source and Drain Contacts Application**

As with the UI procedure, source-drain ohmic contacts were formed by evaporating metal onto the surface and alloying in a furnace.

**Metallization.**

1. The wafer was baked at 1500 \(^\circ\) C for 60 minutes.
2. HMDS was applied to the wafer. After 10 seconds, the wafer was spun at 4000 rpm for 30 seconds. MP1400-17 photoresist was applied and spun at 4000 rpm for 30 seconds.
3. The coated wafer was softbaked for 30 minutes at 900 \(^\circ\) C.
4. The wafer was aligned and exposed under the source-drain contact mask for 25 seconds.
5. The wafer was soaked exactly 2 minutes in clean chlorobenzene. It was immediately dried with nitrogen.
6. The wafer was post baked at 900 \(^\circ\) C for 30 minutes.
7. Photoresist was developed as before with 351 developer for 60 seconds.
8. The wafer was dipped in 20:1, DIW:HCl for 20 seconds, then rinsed in DIW to 10 MΩ.

9. The sample was loaded into the evaporation chamber. The chamber was pumped down to approximately 10⁻⁶ torr.

10. Contact metal was evaporated. The evaporation consisted of 50 Å Ni, 170 Å Ge, 330 Å Au, 150 Å Ni, and 2000 Å Au.

11. An acetone soak was used to dissolve photoresist and lift off excess metal. After 10-15 minutes in the soak, acetone from a spray bottle was squirted over the wafer completely remove photoresist and to drive away unwanted metal.

12. The wafer was rinsed in clean acetone, methanol and isopropyl alcohol.

**Alloying.**

1. The wafer was placed in the rapid transient alloying oven.

2. The computer-controlled oven was heated to 425⁰ C for approximately 5 seconds. The temperature was lowered to 400⁰ C for 45 seconds.

3. The wafer was removed from the oven and DC tests were performed to evaluate the ohmic contacts. A current versus voltage curve was recorded between source and drain contacts, and TLM measurements were made.

**Gate Contact Application and Control Sample Etch**

1. The wafer was baked at 150⁰ C for 60 minutes.

2. HMDS was applied. After 10 seconds, the wafer was spun
at 4000 rpm for 30 seconds. MP1400-17 photoresist was
applied and spun at 4000 rpm for 30 seconds.

3. Wafer was softbaked at 90°C for 30 minutes.

4. The wafer was aligned under the gate contact mask and
exposed for 25 seconds.

5. The wafer was soaked in chlorobenzene for 2 minutes,
then dried with nitrogen.

6. The wafer was post-baked at 90°C for 15 minutes.

7. The wafer was developed in 5:1 DIW:351 developer for 60
seconds.

8. The sample was cleaved into two pieces. One half was
designated the control sample (part A) and the other the ES
device (part B).

9. The control sample was dipped in pH 7.05 etch for 5-7
seconds, depending on the thickness of the grown p⁺-layer
thickness. The ES device was not etched.

10. The sample was placed in the evaporation chamber. The
chamber was pumped down to 10⁻⁶ torr. Metal was evaporated
with the electron gun. First, 250 Å Cr was evaporated,
followed by 750 Å Pd and 2000 Å Au.

11. The wafer was soaked in acetone for 10 minutes. Photo-
resist was dissolved and excess metal was removed with
acetone from a squirt bottle.

12. The wafer was cleaned with acetone, methanol and iso-
propyl alcohol.

13. DC characteristics were measured on the semiconductor
parameter analyzer.
Overlay Metal Evaporation

Overlay metal was evaporated onto the wafer to provide thick surfaces for bonding. The procedure was again the same as for gate metallization, without control sample etching. An overlay mask was used.

Etching of p+ Layer Between Contacts

With the devices completely fabricated, the p+ layer was etched from between source, gate and drain contacts. This was performed on both control and ES samples, since both still had the p+layer present. Since the control sample was etched through the gate mask, there was p-doped material between contacts that needed to be removed. To remove the layer, source, gate and drain contacts were used as a mask. The etchant was applied to remove the layer between contacts. Again, pH 7.05 etchant was applied for 5-7 seconds. Because of the small distance between contacts (1-2 μm), it was necessary to perform the etch in an ultrasonic bath. This bath ensured that the etchant would easily wet the channel between contacts.
APPENDIX D

Plotted Microwave Data
Figure 38. Plotted Values of $g_{A,\text{max}}$ and $h_{21}$ for Device 2787-2. Lines are fit to the data to give $g_{A,\text{max}}^\text{max}$ and $f_T$ values at the x-intercepts.
Figure 39. Plotted Values of $G_{A,max}$ and $h_{21}$ for Device 2812-2. Lines are fit to the data to give $f_{max}$ and $f_T$ values at the x-intercepts.
Figure 40. Plotted values of $g_{A,\text{max}}$ and $h_{21}$ for device 2815-2. Lines are fit to the data to give $g_{A,\text{max}}$ and $h_{21}$ values at the x-intercepts.
Figure 41. Plotted Values of $G\text{max}_A$ and $h_{21}$ for Device 2816-2. Lines are fit to the data to give $G\text{max}_A$ and $h_{21}$ values at the x-intercepts.
Figure 42. Plotted Values of $G_{A,\text{max}}$ and $h_{21}$ for Device 2016-1. Lines are fit to the data to give $G_{A,\text{max}}$ and $h_{21}$ values at the x-intercepts.
Bibliography


5. Cheng, H. Y., A. Y. Cho, T. J. Drummond, and H. Morkoc, "Electron Mobilities in Modulation Doped Ga$_{0.53}$In$_{0.47}$As/Al$_{0.52}$In$_{0.48}$As Heterojunctions Grown by MBE," Applied Physics Letters 40: 147-149 (1981).


BIB-2


33. Priddy, Kevin L. Personal Correspondence. AFWAL Air Force Avionics Laboratory, Wright-Patterson AFB OH, 10 April 1986.


VITA

Lieutenant Thomas E. McLaughlin was born on December 13, 1956 in Wooster, Ohio. He graduated from Coronado High School in Colorado Springs, Colorado in 1974. He entered the Air Force in 1975, and served for nearly four years. He was discharged in 1979 with an Air Force ROTC scholarship and attended the University of Nebraska-Lincoln. While there, he served as a laboratory technician at the Nebraska Engineering Center, working in semiconductor thin-film growth technology. In December 1982, he was awarded the degree of Bachelor of Science in Electrical Engineering (distinction). At graduation, he was commissioned as an ROTC honor graduate in the Air Force. He was assigned to the Air Force Weapons Laboratory, Kirtland AFB NM in January 1983, where he served as a staff research engineer. He performed and directed research on the effects of Nuclear Electromagnetic Pulse phenomena on aircraft electronics and subsystems, as well as the methods of limiting those effects. He then entered the School of Engineering, Air Force Institute of Technology, in May 1985.

Permanent Address: 245 Robmore St.
Houston, Texas
Title: FABRICATION OF ALGAAS/INGAAS PSEUDOMORPHIC MODULATION DOPED FIELD EFFECT TRANSISTORS WITH P-DOPED SURFACE LAYERS

Thesis Chairman: Donald R. Kitchen, Major, USAF
Instructor of Electrical Engineering
In this investigation, modulation doped field-effect transistors (MODFETs) were fabricated. Two recently developed improvements to the MODFET structure were incorporated to produce an electronic device that had never before been fabricated. Highly p-doped surface layers were incorporated under the gate contact of the device. These layers have been shown to increase the Schottky barrier height at the gate contact on devices known as enhanced Schottky (ES) MODFETs. Pseudomorphic AlGaAs/InGaAs technology was also incorporated for its proven unsurpassed electron saturation velocity and resulting high speed of operation. Those two complementary technologies were combined in this effort to take advantage of fast speed of operation and high Schottky barrier heights.

To evaluate the response of these ES pseudomorphic devices, their characteristics were measured and compared directly with those of reference samples fabricated at the same time from the same substrate material. The p-layers of the reference transistors were etched off chemically just before deposition of gate contact metal. The peak transconductance, threshold voltage, contact resistance and barrier height of all devices were measured at direct current (DC). Also, microwave S-parameters were measured over the range of 2 to 12 gigahertz (GHz).

Qualitatively, the performance of devices fabricated in this effort approached the best reported for devices of this family. These devices exhibited transconductance as high as 230 mS/mm. This value is unsurpassed for devices with the 1.35 - 1.5 μm gate lengths used here. Similarly, the devices were capable of providing gain at frequencies as high as 17.5 GHz. Normalized contact resistances were also measured. The lowest value observed here (0.002 Ω-mm) surpasses the best published value of 0.035 Ω-mm for MODFET devices.

Based on calculations using a charge control model developed in an earlier effort, the devices with p-type layers were expected to exhibit higher gate Schottky barrier heights than similar reference samples without p-layers. Unexpectedly, there was no evidence of the enhanced barrier height. Those devices exhibited Schottky barrier heights consistently slightly lower than those of the reference transistors without p-layers, fabricated from the same substrate material. Three different physical phenomena are given as possible explanations for this observation.

The reference transistors similarly exhibited higher transconductance, threshold voltage and microwave response than the samples with p-layers. This observation can be traced to the greater distance between the gate contact and the current conduction channel in the device with the p-layer.
END
5-87
DTIC