DISPOSITION INSTRUCTIONS

DESTROY THIS REPORT WHEN IT IS NO LONGER NEEDED. DO NOT RETURN IT TO THE ORIGINATOR.

DISCLAIMER

THE FINDINGS IN THIS REPORT ARE NOT TO BE CONSTRUED AS AN OFFICIAL DEPARTMENT OF THE ARMY POSITION UNLESS SO DESIGNATED BY OTHER AUTHORIZED DOCUMENTS.

TRADE NAMES

USE OF TRADE NAMES OR MANUFACTURERS IN THIS REPORT DOES NOT CONSTITUTE AN OFFICIAL ENDORSEMENT OR APPROVAL OF THE USE OF SUCH COMMERCIAL HARDWARE OR SOFTWARE.
# Stinger POST Hybrid Simulation: Design Description and Users' Manual

**Abstract**

Development of a hybrid simulation for the Stinger POST Missile System was completed during this task. A comprehensive users' manual is presented through this report. Descriptions of the analog models, electronics breadboard assembly, control logic, digital program, interfaces, diagnostic capabilities, and operation sequences are provided.

**Keywords**

Stinger POST, Hybrid Simulation, Real-Time Simulation, IR/UV Seeker, Electronics Breadboard Assembly, EAI-781 Analog Computer, CDC 6600 Digital Computer, Trunking Stations, Hybrid Interface Signal Conditioner, Target Modelling, Interfacing, Diagnostic Techniques

---

**DISTRIBUTION STATEMENT (of this Report)**

Approved for public release: distribution unlimited.

---

**Supplementary Notes**

---

**Key Words**

Stinger POST, Hybrid Simulation, Real-Time Simulation, IR/UV Seeker, Electronics Breadboard Assembly, EAI-781 Analog Computer, CDC 6600 Digital Computer, Trunking Stations, Hybrid Interface Signal Conditioner, Target Modelling, Interfacing, Diagnostic Techniques
This technical report was prepared by the Electrical and Computer Engineering Department of the School of Engineering, The University of Alabama in Huntsville (UAH). The project documented in this report was directed by T. N. Long and was staffed by T. A. Palmer, D. A. Hall and T. N. Long. The work was performed through delivery order number 0003, contract number DAAH01-82-D-A008; Dr. N. A. Kheir, Principal Investigator. Dr. M. M. Hallum, III, Chief, Systems Evaluation Branch, Army Missile Laboratory, U.S. Army Missile Command, was technical monitor. Mr. D. H. Dublin of the Systems Evaluation Branch provided technical coordination.

The authors wish to acknowledge the valuable contributions of personnel from the various organizations, including MICOM, Georgia Institute of Technology Engineering Experiment Station and General Dynamics, that have participated in development of the Stinger POST hybrid simulation. Since development spanned a period of over three years, it is difficult to acknowledge each contributor individually. So, apology is due for any oversight of contributors on the "background" page.

The technical viewpoints, opinions, and conclusions expressed in this report are those of the authors and do not necessarily express or imply policies or positions of the U. S. Army Missile Command.
BACKGROUND

This project was originally directed by personnel from the Georgia Institute of Technology Engineering Experiment Station (GITEES), and V. Grimes, of MICOM, provided technical coordination. C. Barnett initially directed the GITEES project which was staffed by T. Long, D. McKinley, and R. Murray. GITEES personnel defined configurations, partitioning, and interfaces and participated in hardware development. The guidance electronics breadboard assembly was provided by General Dynamics (GD), [1] and the gyroscope models were obtained from GD personnel working papers. D. Curry, of MICOM, developed and maintained the digital program under the direction of V. Grimes. Analog models were implemented and maintained by K. Hall, T. Adams, and R. Robinson of MICOM. UAH staff members P. Pritchett, R. Burt and D. Hall participated in target modeling efforts, [3]. Midway through development, T. Long undertook GITEES project direction responsibilities, R. Burt joined the GITEES staff, and D. Dublin began technical coordination for MICOM. During this period, implementation was completed and the simulation was made operational. Toward the end of the development cycle, P. Pritchett joined the GITEES staff and T. Long joined the UAH staff. During this final period, P. Pritchett participated in target modeling, R. Burt upgraded configurations of the guidance electronics, and UAH personnel developed diagnostic capabilities, maintained guidance electronics hardware, maintained simulation operation, and began simulation validation.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>PREFACE</td>
<td>i</td>
</tr>
<tr>
<td>BACKGROUND</td>
<td>ii</td>
</tr>
<tr>
<td>TABLE OF CONTENTS</td>
<td>iii</td>
</tr>
<tr>
<td>LIST OF FIGURES</td>
<td>vi</td>
</tr>
<tr>
<td>LIST OF TABLES</td>
<td>viii</td>
</tr>
<tr>
<td>ABBREVIATIONS</td>
<td>ix</td>
</tr>
<tr>
<td><strong>1.0 INTRODUCTION</strong></td>
<td>1</td>
</tr>
<tr>
<td><strong>2.0 CONTROL LOGIC</strong></td>
<td>3</td>
</tr>
<tr>
<td><strong>3.0 ANALOG MODELS</strong></td>
<td>5</td>
</tr>
<tr>
<td>3.1 Introduction</td>
<td>5</td>
</tr>
<tr>
<td>3.2 Gyroscope Motoring Models</td>
<td>5</td>
</tr>
<tr>
<td>3.3 Gyroscope Model</td>
<td>7</td>
</tr>
<tr>
<td>3.4 Target Models</td>
<td>9</td>
</tr>
<tr>
<td>3.4.1 Circles (Point Sources)</td>
<td>13</td>
</tr>
<tr>
<td>3.4.2 Rectangle (Body)</td>
<td>14</td>
</tr>
<tr>
<td>3.4.3 Triangle (Plume)</td>
<td>16</td>
</tr>
<tr>
<td>3.4.4 Flares</td>
<td>18</td>
</tr>
<tr>
<td>3.4.5 Integrated Detector Signals</td>
<td>21</td>
</tr>
<tr>
<td>3.5 Wing Servo Model</td>
<td>21</td>
</tr>
<tr>
<td>3.6 Function Generators</td>
<td>23</td>
</tr>
<tr>
<td><strong>4.0 ELECTRONICS BREADBOARD ASSEMBLY</strong></td>
<td>25</td>
</tr>
<tr>
<td><strong>5.0 DIGITAL PROGRAM</strong></td>
<td>26</td>
</tr>
<tr>
<td><strong>6.0 INTERFACES</strong></td>
<td>27</td>
</tr>
<tr>
<td>6.1 Introduction</td>
<td>37</td>
</tr>
<tr>
<td>6.2 Hybrid Interface Signal Conditioner (HISC)</td>
<td>27</td>
</tr>
<tr>
<td>6.2.1 Power Card</td>
<td>27</td>
</tr>
<tr>
<td>6.2.2 Analog In Card</td>
<td>27</td>
</tr>
<tr>
<td>6.2.3 Discrete In Card</td>
<td>30</td>
</tr>
<tr>
<td>6.2.4 Breadboard Patch Panel Card</td>
<td>30</td>
</tr>
<tr>
<td>6.2.5 Breadboard I/O Card</td>
<td>30</td>
</tr>
<tr>
<td>6.2.6 Analog Out Card</td>
<td>31</td>
</tr>
<tr>
<td>6.2.7 Miscellaneous Hardware, Patching, and Cabling</td>
<td>31</td>
</tr>
<tr>
<td>6.3 Trunking Stations</td>
<td>33</td>
</tr>
<tr>
<td>6.4 Common Blocks</td>
<td>33</td>
</tr>
</tbody>
</table>
TABLE OF CONTENTS (Cont’d)

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.0 DIAGNOSTIC CAPABILITIES</td>
<td>35</td>
</tr>
<tr>
<td>7.1 Introduction</td>
<td>35</td>
</tr>
<tr>
<td>7.2 EBA Diagnostic Capabilities</td>
<td>35</td>
</tr>
<tr>
<td>7.2.1 Tektronix 8002 Test Programs for the EBA</td>
<td>36</td>
</tr>
<tr>
<td>7.2.1.1 Transfer of EBA Memory to 8002a Memory</td>
<td>36</td>
</tr>
<tr>
<td>7.2.1.2 Verification of EBA PROM Memory</td>
<td></td>
</tr>
<tr>
<td>7.2.1.3 EBA Synthesized Error Signal DACs Tests</td>
<td>38</td>
</tr>
<tr>
<td>7.2.1.4 Automatic Gain Control (AGC) Tests</td>
<td>38</td>
</tr>
<tr>
<td>7.2.1.5 EBA RAM Memory Tests</td>
<td>39</td>
</tr>
<tr>
<td>7.2.2 HP1615A Logic Analyzer Techniques</td>
<td>40</td>
</tr>
<tr>
<td>7.3 Analog Control Panel Diagnostic Functions</td>
<td>42</td>
</tr>
<tr>
<td>7.3.1 Roll Control</td>
<td>45</td>
</tr>
<tr>
<td>7.3.2 Gyroscope</td>
<td>45</td>
</tr>
<tr>
<td>7.3.3 Target Position</td>
<td>45</td>
</tr>
<tr>
<td>7.3.4 Circle Size and Intensity</td>
<td>45</td>
</tr>
<tr>
<td>7.3.5 Triangle and Rectangle Size and Intensity</td>
<td>45</td>
</tr>
<tr>
<td>7.3.6 Flare Position, Size and Intensity</td>
<td>46</td>
</tr>
<tr>
<td>7.3.7 X-Y Display</td>
<td>46</td>
</tr>
<tr>
<td>7.3.8 Static Gain Curves</td>
<td>46</td>
</tr>
<tr>
<td>7.4 Digital Display System (DDS) Diagnostic Routines</td>
<td>47</td>
</tr>
<tr>
<td>8.0 SIMULATION USAGE SEQUENCES</td>
<td>48</td>
</tr>
<tr>
<td>8.1 Introduction</td>
<td>48</td>
</tr>
<tr>
<td>8.2 Initialization Sequence</td>
<td>48</td>
</tr>
<tr>
<td>8.3 Tailoring Sequence</td>
<td>51</td>
</tr>
<tr>
<td>8.4 Operation Sequences</td>
<td>54</td>
</tr>
<tr>
<td>9.0 CONCLUSIONS AND RECOMMENDATIONS</td>
<td>55</td>
</tr>
<tr>
<td>REFERENCES</td>
<td>56</td>
</tr>
<tr>
<td>APPENDIX A: EAI-781 Model Schematics</td>
<td></td>
</tr>
<tr>
<td>APPENDIX B: Function Generator Data</td>
<td></td>
</tr>
<tr>
<td>APPENDIX C: HISC Documentation</td>
<td></td>
</tr>
<tr>
<td>C.1 Schematics</td>
<td></td>
</tr>
<tr>
<td>C.2 Circuit Card Layouts</td>
<td></td>
</tr>
<tr>
<td>C.3 Wiring Lists</td>
<td></td>
</tr>
<tr>
<td>APPENDIX D: Trunk Listings</td>
<td></td>
</tr>
</tbody>
</table>
TABLE OF CONTENTS (Cont'd)

APPENDIX E  Tektronix 8002a Diagnostic Programs
             (Flowcharts and Listings)
   E.1  PROM Memory to 8002a Memory Transfer
   E.2  PROM Memory Verification Against 8002a Diskette File
   E.3  Synthesized Error Signal DAC's Tests
   E.4  Automatic Gain Control (AGC) Tests
   E.5  RAM Memory Tests

APPENDIX F  DDS Diagnostic Routines
   F.1  0LOOK1 CYCLE 2 Flow Chart
   F.2  0LOOK1 CYCLE 3 Flow Chart
   F.3  DDS Diagnostic Routines Operation Sequence
LIST OF FIGURES

Figure 1  Stinger POST Hybrid Simulation Partitioning
Figure 2  Rosette Optical Vector Components
Figure 3  Generation of Detector Signal with Logic
Figure 4  Convolution of IFOV and Source with a Real Detector
Figure 5  Basic Target Shape with Keypoint
Figure 6  Target Translation
Figure 7  Target Translation and Rotation
Figure 8  Circle  \((x')^2 + (y')^2 \leq r^2\)
Figure 9  Rectangle  \((0 \leq x' \leq X') \cap (-WR/2 \leq y' \leq WR/2)\)
Figure 10  Triangle  \([0 \leq x' \leq X'] \cap [((W/L)x' + W) \leq y' \leq ((W/L)x' - W)]\)
Figure 11  First Linear Plume Gradient
Figure 12  Second Linear Plume Gradient
Figure 13  Composite Plume Gradient as Function of Breakpoint
Figure 14  Square (Flare) Region
Figure 15  Translated Square (Flare)
Figure 16  Flare  \((-FLSZ/2 < x'F < FLSZ/2) \cap (-FLSZ/2 < y'F < FLSZ/2)\)
Figure 17  Wing Servomechanism Transfer Function
Figure 18  Stinger POST Simulation Interconnections
Figure 19  HISC Back-Plane Wiring
Figure 20  HISC Front View
Figure 21  Physical Configuration of the Stinger POST Simulation Cabinet
Figure 22  Common Blocks Used for the Interface Between Digital Program and Simulation Hardware
Figure 23  RCA 1802 Timing Diagram
Figure 24  Strip Chart Trace of $-\frac{1}{2}g$ and $-\frac{1}{3}g$ with Correct Phase Tailoring
Figure 25  Strip Chart Trace of $-\frac{1}{2}g$ and $-\frac{1}{3}g$ with Phase Tailoring Out by One Bit
Figure 26  AGC Word Scaling

Figure A-1  Simulation Control Logic
Figure A-2  Primary Gyro Motor, Secondary Gyro Motor, Rosette, and Secondary Reference Coil
Figure A-3  Roll and Primary Reference Coil
Figure A-4  Gyroscope (1 of 3)
Figure A-5  Gyroscope (2 of 3)
Figure A-6  Gyroscope (3 of 3)
Figure A-7  Target Rotation and Positioning
Figure A-8  Circle (Point Source) Logic and Intensities
Figure A-9  Triangle (Plume) and Rectangle (Body) Logic
Figure A-10 Triangle (Plume) Intensity
Figure A-11 Flare Logic
Figure A-12 Flare Intensities
Figure A-13 Rectangle (Body) Intensities and Composite Detector Signals
Figure A-14 Gyroscope Drift
Figure A-15 Wing Servomechanism (1 of 2)
Figure A-16 Wing Servomechanism (2 of 2)
LIST OF FIGURES (Cont'd)

Figure B-1  Plot of Precessibility Function Data (FABSBY or FABSBZ)
Figure B-2  Plot of Cage Coil Physical Scaling Data (BTCC)
Figure C-1  Power Supply Module
Figure C-2  Analog In Module
Figure C-3  Discrete In Module
Figure C-4  Breadboard Patch Panel Module
Figure C-5  Breadboard I/O Module
Figure C-6  Analog Out Module
Figure C-7  Power Supply Card Layout
Figure C-8  Analog In Card Layout
Figure C-9  Discrete In Card Layout
Figure C-10 Breadboard Patch Panel Card Layout
Figure C-11 Breadboard I/O Card Layout
Figure C-12 Analog Out Card Layout
Figure E-1  EBA PROM Memory to 8002a Memory Transfer Diagnostic Program
Figure E-2  EBA PROM Memory Verification Against 8002a Diskette File Diagnostic Program
Figure E-3  EBA Synthesized Error Signal DACs Tests Diagnostic Program
Figure E-4  EBA Automatic Gain Control (AGC) Tests Diagnostic Program
Figure E-5  EBA RAM Memory Tests Diagnostic Program
Figure F-1  OLOOP1 Cycle 2 Flowchart (1 of 7)
Figure F-2  OLOOP1 Cycle 3 Flowchart (1 of 5)
### LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 1</td>
<td>Control Logic Equations</td>
</tr>
<tr>
<td>Table 2</td>
<td>Gyroscope Equation/Schematic Variable Relations</td>
</tr>
<tr>
<td>Table 3</td>
<td>Target Equation/Schematic Variable Relations</td>
</tr>
<tr>
<td>Table 4</td>
<td>MVFG Nodes</td>
</tr>
<tr>
<td>Table 5</td>
<td>MVFG Trunking Station Patching</td>
</tr>
<tr>
<td>Table 6</td>
<td>Guide to Trunk Listings in Appendix D</td>
</tr>
<tr>
<td>Table 7</td>
<td>20 Simple EBA Operation Checks</td>
</tr>
<tr>
<td>Table 8</td>
<td>Valid CCA#4 Words</td>
</tr>
<tr>
<td>Table 9</td>
<td>Valid CCA#5 Words</td>
</tr>
<tr>
<td>Table 10</td>
<td>Analog Control Panel Flip-Flop Assignments</td>
</tr>
<tr>
<td>Table 11</td>
<td>Analog Control Panel Push-Button Assignments</td>
</tr>
<tr>
<td>Table 12</td>
<td>Analog Control Panel Handset Potentiometer Assignments</td>
</tr>
<tr>
<td>Table 13</td>
<td>HISC Patching Instructions for Stinger POST Configuration</td>
</tr>
<tr>
<td>Table 14</td>
<td>EBA Switch Settings for Initialization</td>
</tr>
<tr>
<td>Table 15</td>
<td>Analog Room Trunks for Stinger POST Configuration</td>
</tr>
<tr>
<td>Table 16</td>
<td>Target Motion and System Phasing Relationships</td>
</tr>
<tr>
<td>Table B-1</td>
<td>Precessibility in Elevation Function Data (FABSBY)</td>
</tr>
<tr>
<td>Table B-2</td>
<td>Precessibility in Azimuth Function Data (FABSBJ)</td>
</tr>
<tr>
<td>Table B-3</td>
<td>Cage Coil Physical Scaling Data (STCC)</td>
</tr>
<tr>
<td>Table B-4</td>
<td>Radial Drift Data (RDLDRF)</td>
</tr>
<tr>
<td>Table B-5</td>
<td>Tangential Drift Data (TNGDRF)</td>
</tr>
<tr>
<td>Table C-1</td>
<td>EBA/HISC Cable (1W6) Wiring List</td>
</tr>
<tr>
<td>Table C-2</td>
<td>Discrete Cable (1W4) Wiring List</td>
</tr>
<tr>
<td>Table C-3</td>
<td>Analog Cables (1W2 and 2W2 or 1W3 and 2W3) Wiring List</td>
</tr>
<tr>
<td>Table D-1</td>
<td>CDC 6600 DAC(1) Outputs to EAI-781</td>
</tr>
<tr>
<td>Table D-2</td>
<td>CDC 6600 DAC(2) Outputs to EAI-781</td>
</tr>
<tr>
<td>Table D-3</td>
<td>EAI-781 Outputs to HISC</td>
</tr>
<tr>
<td>Table D-4</td>
<td>EAI-781 Outputs to CDC 6600 ADC(1)</td>
</tr>
<tr>
<td>Table D-5</td>
<td>EAI-781 Outputs to MVFG (0,1)</td>
</tr>
<tr>
<td>Table D-6</td>
<td>MVFG (0,1) Outputs to EAI-781</td>
</tr>
<tr>
<td>Table D-7</td>
<td>EAI-781 Outputs to MVFG (6,7)</td>
</tr>
<tr>
<td>Table D-8</td>
<td>MVFG (6,7) Outputs to EAI-781</td>
</tr>
<tr>
<td>Table D-9</td>
<td>HISC Outputs to EAI-781</td>
</tr>
<tr>
<td>Table D-10</td>
<td>EAI-781 Logic Outputs to HISC</td>
</tr>
<tr>
<td>Table D-11</td>
<td>EAI-781 Logic Outputs to CDC 6600 Input Discretes</td>
</tr>
<tr>
<td>Table D-12</td>
<td>CDC 6600 Logic Output Discretes to EAI-781</td>
</tr>
</tbody>
</table>
## ABBREVIATIONS

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Amplifier</td>
</tr>
<tr>
<td>ADC</td>
<td>Analog to Digital Converter</td>
</tr>
<tr>
<td>AGC</td>
<td>Automatic Gain Control</td>
</tr>
<tr>
<td>C</td>
<td>Servo-Set Potentiometer</td>
</tr>
<tr>
<td>CCA</td>
<td>Circuit Card Assembly</td>
</tr>
<tr>
<td>CCNV</td>
<td>Counter-Coutermeasure Verification</td>
</tr>
<tr>
<td>CDC</td>
<td>Control Data Corp.</td>
</tr>
<tr>
<td>CH</td>
<td>Comparator</td>
</tr>
<tr>
<td>D</td>
<td>Divider</td>
</tr>
<tr>
<td>DAC</td>
<td>Digital to Analog Converter</td>
</tr>
<tr>
<td>DDS</td>
<td>Digital Display System</td>
</tr>
<tr>
<td>DFG</td>
<td>Diode Function Generator</td>
</tr>
<tr>
<td>DIP</td>
<td>Dual In-Line Package</td>
</tr>
<tr>
<td>EAI</td>
<td>Electronic Associates Inc.</td>
</tr>
<tr>
<td>EBA</td>
<td>Electronic Breadboard Assembly</td>
</tr>
<tr>
<td>EM 0</td>
<td>Emulation Mode 1</td>
</tr>
<tr>
<td>EM 1</td>
<td>Emulation Mode 2</td>
</tr>
<tr>
<td>EM 2</td>
<td>Emulation Mode 3</td>
</tr>
<tr>
<td>ETSG</td>
<td>Electronic Target Signal Generator</td>
</tr>
<tr>
<td>F</td>
<td>Flip - Flop</td>
</tr>
<tr>
<td>FOV</td>
<td>Field of View</td>
</tr>
<tr>
<td>GD/P</td>
<td>General Dynamics - Pamona</td>
</tr>
<tr>
<td>HISC</td>
<td>Hybrid Interface Signal Conditioner</td>
</tr>
<tr>
<td>HP</td>
<td>Hewlett Packard</td>
</tr>
<tr>
<td>HS</td>
<td>Hand Set Potentiometer</td>
</tr>
<tr>
<td>IC</td>
<td>Integrator</td>
</tr>
<tr>
<td>IFOV</td>
<td>Instantaneous Field of View</td>
</tr>
<tr>
<td>I/O</td>
<td>Input/Output</td>
</tr>
<tr>
<td>IR</td>
<td>Infra-Red</td>
</tr>
<tr>
<td>J</td>
<td>Jack</td>
</tr>
<tr>
<td>K</td>
<td>Function Relay</td>
</tr>
<tr>
<td>L</td>
<td>Limiter</td>
</tr>
<tr>
<td>LED</td>
<td>Light Emitting Diode</td>
</tr>
<tr>
<td>M</td>
<td>Multiplier</td>
</tr>
<tr>
<td>MVFG</td>
<td>Multi-Variable Function Generator</td>
</tr>
<tr>
<td>PB</td>
<td>Push Button</td>
</tr>
<tr>
<td>PCP</td>
<td>Prototype Control Probe</td>
</tr>
<tr>
<td>POST</td>
<td>Passive Optical Seeker Technique</td>
</tr>
<tr>
<td>S</td>
<td>Analog Switch</td>
</tr>
<tr>
<td>SGC</td>
<td>Static Gain Curve</td>
</tr>
<tr>
<td>TAG</td>
<td>Target Adaptive Guidance</td>
</tr>
<tr>
<td>TGXX</td>
<td>Output Logic Trunk</td>
</tr>
<tr>
<td>TGXXX</td>
<td>Green Analog Trunk</td>
</tr>
<tr>
<td>TOXX</td>
<td>Input Logic Trunk</td>
</tr>
<tr>
<td>TP</td>
<td>Test Point</td>
</tr>
<tr>
<td>TRXX</td>
<td>Red Analog Trunk</td>
</tr>
<tr>
<td>U</td>
<td>Integrated Circuit</td>
</tr>
<tr>
<td>UV</td>
<td>Ultra-Violet</td>
</tr>
<tr>
<td>µP</td>
<td>Microprocessor</td>
</tr>
</tbody>
</table>
1.0 INTRODUCTION

Development of the Stinger-POST hybrid simulation was completed during performance of the task documented by this report. Subsequently, the intent of this report is to provide a comprehensive description of the simulation. It should contain most of the information required for effective and efficient operation.

Stinger POST is a small, shoulder launched missile. It has a dual spectrum (infra-red and ultra-violet) seeker which scans its field of view in a rosette fashion. Energy from a source is focused on its detector through the use of two counter-rotating mirrors and a set of lenses. The mirrors also form the seeker’s gyroscope. Stinger POST is an “intelligent” missile with two microprocessors in its electronics section. The electronics maintain tracking with the gyroscope and maintain guidance with the wing servo-mechanism. The missile has only a single wing-set which requires a rolling airframe. Since the missile is so small, it carries a very small warhead. Accordingly, it must score a “hit” on a target in order to record a “kill”.

The Stinger POST hybrid simulation provides a high-fidelity, real-time simulation of the missile system. It can be used to predict test flight performance and analyze the flight afterwards. A variety of targets can be modelled with flares included. The simulation can also be used to evaluate the contributions of individual parameters or to generate engagement boundaries for the composite system.

A block diagram of simulation partitioning is presented in Figure 1. Guidance electronics functions are duplicated by an Electronics Breadboard Assembly (EBA). Interface functions are accomplished in the Hybrid Interface Signal Conditioner (HISC). The gyroscope motoring models, gyroscope dynamics model, target models, and wing servomechanism model are implemented on an EAI-781 analog computer. Target intensity profiles and drift profiles are contained in multi-variable function generators (MVFGs). And, scenario control, target calculations, and airframe modelling are performed by a CDC-6600 digital computer system.

The report is partitioned similar to the way that the simulation is partitioned. Section 2.0 describes the control logic which resides on the logic portion of an EAI-781 analog computer. Section 3.0 details the analog models. These include the gyroscope motoring models, gyroscope model, target models, and wing servo model; all reside primarily on the EAI-781. Section 4.0 reviews the EBA. It is identical to the seeker’s electronics except for the fact that it is in discrete component form. The digital program, which runs on the CDC 6600, is discussed in Section 5.0. The interfaces are reviewed in Section 6.0 with the HISC and trunking stations being the principal areas reviewed. Then in Section 7.0, diagnostic capabilities are described. These include diagnostic techniques for the EBA, diagnostic tools implemented on the EAI-781 control console, and test routines developed on the CDC 6600. And finally, in Section 8.0, usage sequences are detailed. This includes initialization, tailoring, and operation sequences.
Figure 1  Stinger POST Hybrid Simulation Partitioning
2.0 CONTROL LOGIC

Simulation operation is controlled primarily by the digital program, which operates on the CDC 6600 computer. It is controlled by the operator through the Real Time Digital Display System (DDS). Logic signals transferred between the CDC 6600 and EAI-781 logic panel via a digital input/output system are used to execute the control. Combinational logic on the logic panel generates control signals used by the analog circuits, EBA, and digital program.

Most of the control logic functions are illustrated in Figure A-1 in Appendix A. Flip-flop FF000 is used to enable operation of the simulation. When it is enabled and Input Logic Trunk T015 is sent "high", a "handshaking" initialization signal is sent back to the digital program via Output Logic Trunk TG15. The equation for this function is presented as Equation 1 in Table 1. In words, the CDC 660C receives an "all initialized" signal after it has sent its "initialize" signal and the "enable simulation" flip-flop has been set.

The equations presented in Table 1 represent the functional requirements. Actual implementation on the control logic panel is different in many cases since only AND and NAND gates are available. Examining Equation 2, a "gyro operate" signal is generated if the "all initialized" signal is generated or the "force gyro operate" flip-flop is set. The inverted output (negative logic) is used because integrators on the EAI 781 require a "low" to begin operation.

For Equation 3, a "gyro look angle integrator operate" signal is generated if there is a "gyro operate" signal and the "disable track loop" push-button has not been set.

For Equation 4, a "preliminary launch" signal is generated if "all initialized," "uncage EBA," and "launch" signals have been generated and the "stop" and "abort simulation" signals are absent.

For Equation 5, the "launch operate" signal is simply the inverse of Equation 4.

For Equation 6, a negative logic "roll resolver operate" signal is generated if the "launch" signal is generated or the "force roll resolver operate" flip-flop is set.

For Equation 7, a negative logic "roll resolver integrator operate" signal is generated if the "preliminary launch" signal is generated or the "force roll resolver operate" flip-flop is set.

For Equation 8, a "wing servo operate" signal is generated if the "force wing servo operate" push-button is set or the "bore clear" signal is generated.

For Equation 9, a "cage EBA" is present if the "all initialized and uncage EBA" signal has not been generated and the "force uncage" flip-flop has not been set.

For Equation 10, a "launch EBA" signal is generated if the "preliminary launch" signal is present or if the "force EBA launch" flip-flop is set.

For Equation 11, the "turn on oscillograph" signal is generated if the "enable oscillograph" push-button has been set and the "run oscillograph" signal has been generated.
For Equation 12, the "abort" signal is essentially the same as the "abort simulation" signal.

And for Equation 13, the "clear EBA" signal simply passes through the logic panel without going through any gates.

Some of flip-flops and push-buttons mentioned above were added for diagnostic purposes. Their use will be described further in Section 7.0. Others will be described in Section 3.0 with the analog description. Additionally, there are a few logic components which have not been included in Figure A-1. Some serve diagnostic purposes and others are integral parts of models; they too will be described in later sections.

<table>
<thead>
<tr>
<th>Equation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ALLINI = INITLZ • ENSIM</td>
</tr>
<tr>
<td>2</td>
<td>GYROOP = ALLINI + FGYROP</td>
</tr>
<tr>
<td>3</td>
<td>GLAIOP = GYROOP • DISTRK</td>
</tr>
<tr>
<td>4</td>
<td>PLNCH = ALLINI • UNCAEG • LAUNCH • STOP • ABSIM</td>
</tr>
<tr>
<td>5</td>
<td>LNCHOP = PLNCH</td>
</tr>
<tr>
<td>6</td>
<td>RROP = LAUNCH + FRROP</td>
</tr>
<tr>
<td>7</td>
<td>RRINOP = PLNCH + FRROP</td>
</tr>
<tr>
<td>8</td>
<td>WSRVOP = ENWSRV + BORCLR</td>
</tr>
<tr>
<td>9</td>
<td>CAGEBB = FUNCAG • (ALLINI • UNCAEG)</td>
</tr>
<tr>
<td>10</td>
<td>LNCHBB = PLNCH + FBBLCH</td>
</tr>
<tr>
<td>11</td>
<td>OSCON = ENOSC • RUNOSC</td>
</tr>
<tr>
<td>12</td>
<td>ABORT = ABSIM</td>
</tr>
<tr>
<td>13</td>
<td>CLRBB = CLRBB</td>
</tr>
</tbody>
</table>

Table 1 Control Logic Equations
3.0 Analog Models

3.1 Introduction

The analog models reside primarily on the EAI-781 analog computer. They include the gyroscope motoring models, gyroscope dynamics model, target models, and wing servo model. Some models also use multivariable function generators (MVFG's). They are accessed by the EAI-781 via the trunking stations. The analog schematics are presented in Appendix A and programs (data sets) for function generators are presented in Appendix B.

3.2 Gyroscope Motoring Models

It was determined that it would be adequate to simply present the EBA with reference signals defined by a spin rate profile. This would simplify the simulation without jeopardizing its ability to model system performance. Subsequently, the motoring loops were left open, spin profiles were defined, and the EBA drive signals were left unused.

The simplified gyroscope motoring models are presented in Figures A-2 and A-3 of Appendix A. Resolver R500 and R530 (Figure A-2) produce the sines and cosines of the primary and secondary spins respectively. They are placed into operation by FF440. Primary spin rate is determined by integrator I032 and servo-set potentiometer C051. The initial condition for I032 is determined by C150. Its value, I, defines the pre-launch spin rate. The upper value, F, on the limiter L112 defines the final post-launch spin rate. The value, R, on C100 defines the rate at which the spin rate is ramped from pre-launch to post-launch. Scaling, in Hertz, for the output of I032 is 200 (100V = 200 Hz).

Secondary spin rate is directly proportional to the primary rate and is defined by the value, S, of C052. "S" is used since the secondary rotates in a direction opposite of the primary.

Rectangular coordinates of the instantaneous field-of-view (IFOV) in the rosette scan are developed using Amplifier A12 and A132. Figure 2 illustrates the horizontal and vertical components of the primary and secondary optical vectors which are summed to form the IFOV. Conventions were chosen based on the physical relationships of magnets and coils in the seeker head. The summation equations are given in Equation 14 and Equation 15 respectively.
XROST = .5 (SINUPT + COSUST) \hspace{2cm} (14)
YROST = .5 (COSUPT - SINUST) \hspace{2cm} (15)

R510 (Figure A-3) produces the sine and cosine of roll. Control logic for the resolver is discussed in Section 2. Roll rate is developed in the digital program and transferred via a DAC through Red Trunk TR552. FF040 and FF221 are diagnostic tools that will be discussed in Section 7. Since roll is in a direction which is negative with respect to the chosen convention, it is subtracted from primary and secondary spin before the signals are sent to the EBA as reference signals. For the secondary signal, this is done in R530 (Figure A-2). The output, R531, is used as the Secondary Reference Coil and is defined by Equation 16.

\[
XPRIM2 = \text{SINUPT} \cdot \text{COSPT} - \text{COSUPT} \cdot \text{SINPT} \hspace{2cm} (16)
\]

Equation 16 is a quadrature representation of Equation 17.

\[
XPRIM2 = \sin(\omega_p t - \dot{\theta} t) \hspace{2cm} (17)
\]

where \(\omega_p\) = secondary spin rate (rad/sec)
\(\dot{\theta}\) = roll rate (rad/sec)
\(t\) = time.

It should be noted that the subscript "p" represents prism which is the same as secondary. The subscript "s" is similarly used to represent spin which is the same as primary. This use of "s" and "p" is quite often confusing when examining the primary and secondary gyro reference signals. Roll is subtracted from the primary in R510 (Figure A-3). Its outputs are defined by Equation 18 and Equation 19.

\[
XPRIM3 = \text{SINUPT} \cdot \text{SINPT} + \text{COSUPT} \cdot \text{COSPT} \hspace{2cm} (18)
\]
\[
YPRIM3 = \text{SINUPT} \cdot \text{COSPT} - \text{COSUPT} \cdot \text{SINPT} \hspace{2cm} (19)
\]

Equation 18 and Equation 19 are quadrature representations of Equation 20 and Equation 21 respectively.

\[
XPRIM3 = \cos(\omega_s t - \dot{\epsilon} t) \hspace{2cm} (20)
\]
\[
YPRIM3 = \sin(\omega_s t - \dot{\epsilon} t) \hspace{2cm} (21)
\]

where \(\omega_s\) = primary spin rate (rad/sec).

The summation of \(-0.1060XPRIM3\) and \(-0.1696YPRIM3\) by A231 is used to adjust the phase of primary reference signal presented to the EBA, which in turn determines system phasing. A complete discussion of system phasing is presented in Section 8.3.
3.3 Gyroscope Model

The basic gyroscope model is presented in Figures A-4 through A-6 [1]. Three basic equations are modeled. The first two are the basic dynamics equations of elevation (θ) and azimuth (ψ). They are presented in Equation 22 and Equation 23 respectively.

\[ \dot{\theta}_G = -(D_G/J_G) \dot{\psi}_G - (I_G/J_G) \omega_B \dot{\psi}_G + (K_m/J_G) \ddot{\psi}_G (\sin\omega_B t) \psi (| \beta_d |) + (D_G/J_G) \ddot{\phi}_G \]  

\[ \dot{\psi}_G = -(D_G/J_G) \dot{\theta}_G + (I_G/J_G) \omega_B \dot{\theta}_G - (K_m/J_G) \ddot{\theta}_G (\cos\omega_B t) \psi (| \beta_d |) - (D_G/J_G) \ddot{\phi}_G \]  

where:

- \( \dot{\theta}_G, \dot{\psi}_G \) = projections of gyro spin axis precession rate in the X-Z (elevation) and X-Y (azimuth) planes respectively (degree/second)
- \( D_G \) = viscous damping (ft-lb-sec)
- \( J_G \) = gyro transverse moment of inertia (slug-ft^2)
- \( I_G \) = gyro polar moment of inertia (slug-ft^2)
- \( K_m \) = gyro gain (ft-lb-sec)
- \( \beta_y, \beta_z \) = seeker tracking rate signal (deg/sec)
- \( \dot{\theta}_G, \dot{\psi}_G \) = projection of the look angle in the X-Z and X-Y planes respectively (deg)
- \( f(\beta_d), f(\beta_y) \) = physical cage coil precessibility functions.

The third equation is a representation of the cage coil signal which is returned to the EBA. It is presented in Equation 29 with Equation 24 through Equation 28 being intermediate equations.

\[ \beta_z = \psi_G - \psi_M + \theta Q' \]  

\[ \beta_y = \theta_G - \theta_M - \psi R' \]  

\[ \beta_{TACT} = \sqrt{\beta_y^2 + \beta_z^2} \]  

\[ \beta_{TACT} \cos(\omega_B t - \phi_B) = \beta_y \cos \omega_B t + \beta_z \sin \omega_B t \]  

\[ FBTCC = f(\beta_{TACT}) \]  

\[ ECAGE = [FBTCC \cdot \omega_B \cdot \beta_{TACT} \cos(\omega_B t - \phi_B)] \]
where:

\[ \Theta_M, \Psi_M = \text{projections of missile center line in the X-Z (pitch) and X-Y (yaw) planes respectively (deg)} \]
\[ \Theta Q^{'}, \Psi R^{'}, = \text{empirical body-rate/gyro-rate look angle components (deg)} \]
\[ \Theta_{\text{TACT}} = \text{total look angle (deg)} \]
\[ \Theta_{\text{TACT}} \cos(\omega_s t - \phi_B) = \text{real, spin frequency modulated look angle signal} \]
\[ \phi_B = \text{phase modulation factor} \]
\[ \text{FBTCC} = \text{physical cage coil amplitude function} \]
\[ \text{ECAGE} = \text{real, spin frequency modulated cage coil signal} \]

A correlation between schematic variables and equation variables is presented in Table 2.

<table>
<thead>
<tr>
<th>Table 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gyroscope Equation/Schematic Variable Relations</td>
</tr>
</tbody>
</table>

Examining Figure A-4, precession is presented to the gyro model by the EBA via TR502. Multiplier M343 and M344 scale the precession signals, used by the elevation and azimuth channels respectively, by the precessibility functions. Tables B-1 and B-2 in Appendix B contain the data for these functions. A plot of the functions is presented in Figure B-1. A detailed explanation of these functions, along with additional gyro analyses, is presented in Reference [2]. M124 and M134 demodulate the precession signal in elevation and azimuth respectively. The combined inputs to I020 and I030 represent \( \Theta_G \) and \( \Psi_G \) respectively. Each input can be identified as a term from Equation 22 and Equation 23. The outputs then represent \( \Theta_G \) and \( \Psi_G \). I210 and I220 are diagnostic tools used for tailoring and static gain curve generation. They are discussed further in Section 7.3.8.

In Figure A-5, \( \Theta_G \) and \( \Psi_G \) are developed by I010 and I022 respectively. In addition to inputs \( \Theta_G \) and \( \Psi_G \), TG551 and TG552 can be used to impart gyro rates from the digital program for diagnostic purposes. CO12 and C102 can be used to define constant initial pointing angles. They are useful for tailoring and diagnostics. Pointing angles, \( \Theta_G \) and \( \Psi_G \), are sent to ADC's
for the digital program via TR521 and TR522 respectively. Control logic for I010 and I022 is discussed in Section 2.0. A011 and A023 are used to develop the look angles in elevation and azimuth respectively. Body angles are subtracted from gyro pointing angles in their respective planes to derive the true planar look angles. Body pitch and yaw angles are received from DAC's via TR540 and TR541 respectively. The terms from A031 and A021 are empirically derived components of body and gyro pitch and yaw rates. They were derived in an effort to make the analytical model match the physical device. M103 and M104 then begin the process of developing total look angle and M125 and M143 begin the process of modulating the cage coil signal at the primary spin frequency.

In Figure A-6, a real, spin frequency modulated look angle signal is produced by A122. Its amplitude is then scaled by the other components in the figure to develop the cage coil signal, which is sent to the EBA via TR441. It is multiplied by the spin rate term at M123. Then it is multiplied by another term, which represents the physical electrical design of the cage coil, at M133. The total look angle, which is finally developed at Square-rooter 105, is used to drive the function which defines that term. Data for the function can be found in Table B-3 of Appendix B. A plot of the function is presented in Figure B-2.

Additionally in Figure A-6, comparator CM450 is used to inform the digital program when the maximum possible gyro look angle has been exceeded. That valve, FOVL, is defined by C543. The discrete signal is transmitted via the TG13.

The gyro drift terms, which are presented to I020 and I030 in Figure A-4, are illustrated in Figure A-14. Data for the function generators are listed in Table B-4 (Radial Drift) and Table B-5 (Tangential Drift) in Appendix B. A detailed explanation of the radial and tangential drift models can be found in Reference [2].

3.4 Target Models

Initial simulation design envisioned use of an Electronic Target Signal Generator (ETSG). Delays in its development led to the design of a simple square, logical target on the EAI-781. Its purpose was to drive the simulation so that simulation development could be expedited. However, it worked so well that other geometric targets were developed on the EAI-781. This, coupled with continuing ETSG problems, led to the abandonment of the ETSG and the sole use of targets implemented on the analog computer.

Targets are modeled on the EAI-781 by using equations to define regions of space. As the IFOV scans the rosette pattern, target equations determine whether the point is within or outside the boundaries of the respective target. If it is within, a logic output gates an analog switch to present an intensity function to the summation amplifier for the particular spectral channel. If the IFOV is outside the boundary, the switch is left open with no input being provided to the summation.
The word "target" refers to each individual source which may be summed to develop a composite signal for each channel. Four sources are available for the infrared (IR) channel. They are a circle (point source), a rectangle (body), a triangle (plume), and a square (flare). Three sources are available for the ultra-violet (UV) channel. They are a circle, a rectangle, and a square. However, only one boundary is defined for both the IR and UV circles; only one boundary is defined for the rectangles; and only one boundary is defined for the squares. This is possible due to the fact that each boundary defines a target which presents two coincident spectral sources.

Using comparators to generate boundaries for targets means that rectangular pulses are produced. This is due to the fact that the IFOV is defined by a point. Figure 3 illustrates the process by which a pulse is generated as a "point" IFOV scans across a circular target. However, the optics in an actual seeker are such that the IFOV has a definite size (blur size) that was designed into the system. Figure 4 illustrates the pulse generation process that occurs in an actual seeker. The pulse that results from this true convolution process is notably different from the rectangular pulse.

The validity of using rectangular pulses with the Stinger POST EBA is quite acceptable though. This is due to the fact that the 2nd order filters in its pre-amp circuits well represent only the energy contained in the pulse. The pre-amps are rather insensitive to pulse shape. However, a bias in target size must be added to compensate for differences in pulse width. This bias was determined empirically by adjusting the size of a point source (circle) target until the pulse width matched that measured during an actual seeker head test. The difference between the theoretical and empirical sizes of a point source is used as the bias for all target size calculations.

The basic target shapes (except flares) all have a single point (key point) in common when they are used in a composite target. Figure 5 shows an example target shape and its key point. This permits the calculation of only one error signal to define the position of the composite target within the rosette pattern. Additionally, target position and orientation in the pattern are relative. Target motion and changes in orientation can be modeled by pattern offsets (Figure 6) and rotation (Figure 7) of the pattern respectively.

Figure A-7 shows the circuitry that performs the translation and rotation functions. Target error signals in elevation and azimuth, relative to the center of the rosette, are calculated in the digital program. They are presented to the analog model through DAC's via TG402 and TG401 respectively. FF450, Handset Potentiometer HS134, HS135, Function Relay K050, and K051 are used for manual control of target position. The rotation (target orientation) angle is calculated similarly and presented via TG411. Translations in elevation and azimuth are performed in A223 and A233, respectively, using the rosette signals from Figure A-2 and the error signals. R530 performs the rotation function. Equations for the translated and rotated rosette signals are presented in Equation 30 and Equation 31.
Figure 3 Generation of Detector Signal with Logic

Figure 4 Convolution of IFOV and Source with a Real Detector
Figure 5  Basic Target Shape with Keypoint

Figure 6  Target Translation

Figure 7  Target Translation and Rotation
where \( X_R, Y_R \) = normalized IFOV position in elevation and azimuth respectively

\( X', Y' \) = normalized, translated and rotated IFOV position in elevation and azimuth respectively

\( \varepsilon_x, \varepsilon_y \) = composite target error signals, relative to the center of the rosette pattern, in elevation and azimuth respectively

\( \Omega \) = composite target orientation angle (deg).

Table 3 presents a correlation between schematic variables and equation variables.

| \( X_R, Y_R \) | XROST, YROST |
| \( X', Y' \) | XPRIMR, YPRIMR |
| \( \varepsilon_x, \varepsilon_y \) | EPSIZT, EPSIYT |
| \( \Omega \) | THR |
| \( (X_R - \varepsilon_x), (Y_R - \varepsilon_y) \) | XNEW, YNEW |

Table 3 Target Equation/Schematic Variable Relations

3.4.1 Circles (Point Sources)

Circle generation circuitry is presented in Figure A-8 in Appendix A. The equation for a circle is presented in Equation 32.

\[(X')^2 + (Y')^2 = r^2\]  

(32)

M335 and M345 form \((X')^2\) and \((Y')^2\) respectively. A342 performs the summation of the two. Therefore, the output of A342 represents the radius squared of a circle defined by the instantaneous location of the IFOV. It is important to remember that, effectively, translation and rotation relative to the rosette scan pattern has already been performed with the circuitry illustrated in Figure A-7. Circle radius is defined in the digital program, sent to a DAC, and presented to the model via TR412. It is presented to CM250 along with the output of A342. The inverted output of CM250 is high if the radius of the circle defined by the effective position of the IFOV is less than the radius of the target. In other words, the
inverted output is high as the IFOV passes through the region of the target. Equation 33 is true for this condition and represents the operation of CM250.

$$\text{PCSQO} - \text{RCSQ} \leq 0 \quad \text{or} \quad \text{RCSQ} \leq \text{PCSQO}$$

(33)

where $\text{PCSQO} = \text{target radius squared (rad}^2\text{)}$

$$\text{RCSQ} = (X')^2 + (Y')^2.$$  

The shaded area shown in Figure 8 represents the region where $(X')^2 + (Y')^2 < r^2$.

In Figure A-8, C551, C343, and C350 are used for scaling matching. K251, HS144 and FF440 are used to allow manual control of target size.

![Figure 8 Circle](image)

In Figure A-9, C145, K010, K401, and FF281 are used to allow manual control of intensity.

The intensity functions for IR and UV are contained in Diode Function Generator (DFG) F101 and Fill respectively. They are a function of range which is input from the digital program via a DAC and TG412. They are gated into their respective detector summations by analog switch (S) 020 and S401 respectively. S020 and S401 are controlled by the inverted output of CM250. HS145, K010, K401, and FF251 are used to allow manual control of intensity.

The contents of F101 and Fill represent a particular target and are changed for each new target. Therefore, representative programs are not presented in this report but will be presented in following validation reports. Additionally a complete discussion on the use of the circular target in the modeling of a composite target is presented in Reference [3].

3.4.2 Rectangle (Body)

Rectangle region generation circuitry is presented on the lower portion of Figure A-9 in Appendix A. The region of the rectangle is defined by the intersection of four regions of space. These four regions are represented by Equation 34 and Equation 35 where each equation defines the intersection of the two regions.
- RL ≤ \( X' \) ≤ 0 \hspace{1cm} \text{(34)}
- \( -\frac{WR}{2} \leq Y' \leq \frac{WR}{2} \) \hspace{1cm} \text{(35)}

where: RL = rectangle length (rad)
WR = rectangle width (rad).

Again, it is important to remember that, effectively, translation and rotation has already been performed with the circuitry illustrated in Figure A-7 \((X' \text{ and } Y')\).

Rectangle length and width are presented to the model by the digital program via DACs and TR542 and TR543 respectively. The inverted output of CM251 is logic high for \( X' \leq 0 \); the output of CM 031 is logic high for \( X' \geq RL \); the output of CM040 is logic high for \( Y' \geq -\frac{WR}{2} \); and, the output of CM041 is logic high for \( Y' \leq \frac{WR}{2} \). The output of And Gate (AND) 3B then represents the intersection of these four outputs (regions) and defines the region of the rectangle.

A graphical representation of the region is shown in Figure 9.

Note that the keypoint is offset to one side with a particular initial orientation defined for the rectangle. Since the rectangle is used to represent an aircraft body, provisions must be made to properly mate it to a plume model (triangle). Comparing this offset and orientation to the triangle's offset and orientation shown in the next section reveals how the mating is achieved.
An aircraft body has both IR and UV spectral content. Therefore, the output of AND3B is used to gate two intensity functions (See Figure A-13 in Appendix A). AND3B controls SO11 and SO50 for the IR and UV summation inputs respectively. The functions are stored on Multi-Variable Function Generators (MVFGs). Aspect angle and range are generated by the digital program and transferred to the model via DACs and TG400 and TG412 respectively. They are then presented to the IR MVFG via TG301 and TG300 respectively, and to the UV MVFG via TG213 and TG212 respectively. The IR MVFG output is received via TR320; the UV MVFG output is received via TG222. Again, representative MVFG programs are not presented in this report but will be presented in following validation reports, and a rectangle usage discussion can be found in Reference [3].

FF431, K431, K421, HS125, and HS115 in Figure A-9 are used to allow manual control of rectangle length and width. FF251, K240, K011, and HS145 in Figure A-13 are used to allow manual control of intensity.

3.4.3 Triangle (Plume)

Triangle region generation circuitry is presented on the upper portion of Figure A-9 in Appendix A. The region of the triangle is defined by the intersection of three regions of space. These three regions are represented by Equation 36 and Equation 37. Equation 37 represents the intersection of two regions.

\[
X' \geq 0
\]

\[
([-W/L]X' + W) \leq Y' \leq [(W/L)X' - W]
\]

where: \( W = \) half width of isosceles triangle base (rad)

\( L = \) isosceles triangle length from center of base (rad).

Again, it is important to remember that, effectively, translation and rotation has already been performed with the circuitry illustrated in Figure A-7 (\( X' \) and \( Y' \)).

The triangle is isosceles in shape. The half width of its base and its length, measured from the center of its base, are presented to the model by the digital program via DACs and TG410 and TG403 respectively. The output of CM251 is logic high for \( X' \geq 0 \). This determines the first region.

Divider (D) 304 produces \( W/L \) and M314 then produces \(-W/L)X'\). A400 performs a summation to produce \((W/L)X' - W\), and CM431 generates a logic high when \((W/L)X' - W - Y' \geq 0\). Subsequently, this output determines the second region \([Y' \leq (W/L)X' - W]\). A401 also produces \(-(W/L)X'\) and is a result of the developmental process. It feeds CM410 which generates a logic high when \((W/L)X' - W + Y' \geq 0\). The third region \([Y' \geq -(W/L)X' + W]\) is determined by this output. ANDOG performs the intersection of the three regions to define the region of the triangle.
A graphical representation of the region is shown in Figure 10.

![Graphical representation of the region](image)

Figure 10 Triangle - \([X' \geq 0] \quad [-(W/L)X' + W) \leq Y' \leq ((W/L)X' - W)]\)

Note the location of its keypoint and its orientation. The triangle is used to represent an aircraft plume, and provisions have been made to properly mate it to the body (rectangle) model. Comparing the offsets and orientations of the two reveals how the mating is achieved.

An aircraft plume primarily has only IR spectral content which implies the need for only one intensity function. However, that one function is rather complex with an intensity gradient being distributed over the plume. Circuitry illustrated in Figure A-10 of Appendix A provides a two-slope, linear gradient function.

A452 sums three components to generate the composite gradient. C503 first generates a dc level for the plume.

D324 generates \(-X'/L\) while A442 and L121 are used to insure \(0 \leq X'/L \leq 1\). A450 then generates \(1 - X'/L\), which is the first normalized linear gradient. It is illustrated in Figure 11, and it is scaled by C502.

![First Linear Plume Gradient](image)

![Second Linear Plume Gradient](image)
A432 takes the output of A450 and adds a value, PGS2, to generate \(1 - \text{PGS2} \times X' / L\), which is the second normalized linear gradient. It is illustrated in Figure 12. However, to form a breakpoint in the composite two-slope gradient, S431 and AND3A are used to gate the second gradient. CM200 and C511 (PBP) are used to define the normalized breakpoint with a logic high being generated if \(\text{PBP} - X' / L \geq 0\) (\(X' / L \leq \text{PBP}\)). C501 scales the second gradient.

PBP is generally chosen so that the composite model is represented by case (a) in Figure 13. However, case (b) or case (c) can be generated if other breakpoints are chosen. Reference [3] includes a program to determine potentiometer settings for chosen configurations. CM210, C523 and TG400 (Aspect Angle) can be used to make the breakpoint a function aspect angle also.

The composite gradient model is scaled by an intensity function, which is a function of range and aspect angle, before the result is gated into the IR detector summation amplifier. The function resides in an MVFG. Aspect angle (TG400) and range (TG412) is provided to the MVFG via TG211 and TG210 respectively. Its output is received via TG220, and the scaling is performed by M355. Again, representative MVFG programs are not presented in this report but will be presented in following validation reports, and a triangle usage discussion can be found in Reference [3].

Gating is performed by the output of the triangle region generation circuitry (ANDOG) from Figure A-9 and A-240. FF441 and K250 are used to allow manual control of plume intensity if desired.

### 3.4.4 Flare

Flare region generation circuitry is presented in Figure A-11 in Appendix A. The flare is modeled as a square (Figure 14) and is a simplified form of a rectangle. However, since a flare separates from the composite target model during a flight, independent positioning must be performed for the flare. Independent elevation and azimuth error signals, relative to
the center of the rosette pattern, are presented to the model by the digital program via DAC's and TR400 and TR402 respectively. A413 subtracts the azimuth error signal from $X_R$, and A403 subtracts the elevation error signal from $Y_R$. The result is a new translated set of axes (Figure 15).

\[ X'_F = X_R - \epsilon x_F \]  \[ Y'_F = Y_R - \epsilon y_F \]

where: $X'_F$, $Y'_F$ = translated flare axes
\[ \epsilon x_F, \epsilon y_F = \text{azimuth and elevation flare error signals relative to rosette pattern center (rad)} \]

Rotation circuitry is not required though since its size is always about as small as a point source.

'Like the rectangle, the square is defined by the intersection of four regions of space. These four regions are represented by Equation 40 and Equation 41. The intersection of two regions is defined by each equation.

\[ -\text{FLSZ/2} \leq X'_F \leq \text{FLSZ/2} \]
\[ -\text{FLSZ/2} \leq Y'_F \leq \text{FLSZ/2} \]
where FLSZ = flare size (rad)

X'F is presented to CM000 and CM420 while Y'F is presented to CM211 and CM430. Flare size remains constant during a flight, so it is defined by C553. FLSZ/2 is then presented to CM000 and CM211, and -FLSZ/2 is presented to CM420 and CM430. The output of CM000 is a logic high for X'F ≥ -FLSZ/2; the inverted output of CM420 is "high" for X'F ≤ FLSZ/2; the output of CM211 is "high" for Y'F ≥ -FLSZ/2; and, the inverted output of CM430 is "high" for Y'F ≤ FLSZ/2. The output of AND1G then represents the intersection of the four outputs (regions) and defines the region of the square. A graphical representation of the flare region is in Figure 16.

Figure 16 Flare-(−FLSZ/2 ≤ XF ≤ FLSZ/2) ∩ (−FLSZ/2 ≤ Y'F ≤ FLSZ/2)

AND5G is used to gate the flare on or off under external control. Utilizing AND6B, AND6C, and AND3C, flare circuitry is turned on by the digital program via T002. AND3C is the final output that initiates the flare’s intensity profile model. And, FF231 and FF411 perform diagnostic functions.

Flare IR and UV intensity functions are illustrated in Figure A-12 in Appendix A. I411, C223, and C233 are combined to simply form a timer. It is put into operation by a logic low from AND3C, illustrated in Figure A-11. The timer drives F120 which contains the time dependent flare profile. Its output is then scaled by a range and azimuth dependent function which resides in a MVFG. The digital program provides the flare model with the range to the flare and aspect via DACs and TR403 and TG400 respectively. They are then sent to the MVFG via TG302 and TG303 respectively. Its output is received via TR322, and M32S performs the actual scaling. The resulting intensity function is then gated by the output of the flare logic circuitry (AND5G) and S000. This output represents the IR spectral output of the flare.
The UV spectral output of a flare is generally short lived and can be modeled directly from the IR spectral output. Therefore, the output of A003 is gated by S010 and CM010. The inverted output of CM010 simply shuts off the signal after a present amount of time determined by C541. Time is provided to CM010 by the flares master timer (I411). The output of S010 then represents the UV spectral output of the flare.

### 3.4.5 Integrated Detector Signals

The composite detector signals are developed by A451 and A252, illustrated in Figure A-13 in Appendix A. A451 sums the individual contributions from the target models, and its output, the simulated IR detector signal, is sent to the EBA via TR440. C250 scales the circle input; C252 scales the rectangle input; C301 scales the noise input; and, C251 scales the triangle input. The flare input comes from A033, illustrated in Figure A-12, and its input is scaled by C032. The other inputs to A033 allow for the addition of more flares. L150 limits A033 to a value between -100V and +100V. System saturation occurs at +125V.

Similar to the IR channel, A252 performs the UV summation, and its output is sent to the EBA via TR452. C300 scales the noise input; C342 scales the rectangle input; and, C253 scales the circle input. The flare input comes from A211 (Figure A-12), and its input is scaled by C453. Its limiting is performed by L130.

### 3.5 Wing Servomechanism Model

The wing servomechanism used in Stinger/POST is unchanged from that of Stinger. Its transfer function is presented in Figure 17, and its EAI-781 model is illustrated in Figures A-15 and A-16 in Appendix A. The model is hybrid in nature, employing large percentages of both analog and logic components. This is necessary because the wing servomechanism is a single oscillating wing set. Subsequently the system is roll dependent.

The wing servo model is rather complex, but there is only one input and one output. Wing command $(6c)$ is developed by the EBA and presented to the model via the Hybrid Interface Signal Conditioner (HISC - See Section 6.2) and TR501. Its output, wing incidence, is used by the digital program. It is received via TR520 and an ADC.

The model is maintained by MICOM personnel who manage the Analog Computer Room. They possess design information and diagnostic tools. Since the design is essentially the same as a previous model used for Stinger, a high degree of confidence has been developed in the model. Documentation of impulse response, step response, etc. is used in the event of failures in the model. Of the EAI-781 models, it has the greatest failure rate. However, MICOM personnel are quite adept at diagnosing and correcting any failures that occur in the model.
Figure 17 Wing Servomechanism Transfer Function
3.6 Function Generators

There are two types of function generators used in the simulation with the analog models described in the previous sections. The most simple type is the Diode Function Generator (DFG). It provides a single function of one variable with 16 break points. The DFG is an integral component of the EAI-781. The first three data sets presented in Appendix B are for DFG's.

Multi-Variable Function Generators (MVFGs) are separate from the EAI-781 and must be accessed via trunking stations. Depending upon the chosen mode, four one-variable functions, two two-variable functions, one three-variable function, or two one-variable and one two-variable functions can be provided by one MVFG. MVFGs are accessed via the trunking stations in pairs. The modes and possible configurations for a pair of MVFGs are presented in Table 4 and Table 5 respectively. The last two data sets presented in Appendix B are for MVFGs.
<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Four functions of one variable each</td>
</tr>
<tr>
<td>2</td>
<td>Two functions of two variables each</td>
</tr>
<tr>
<td>3</td>
<td>Two functions of one variable each and one function of two variables.</td>
</tr>
<tr>
<td>4</td>
<td>One function of three variables.</td>
</tr>
</tbody>
</table>

Table 4 MVFG Modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Function Number</th>
<th>Argument Number</th>
<th>Trunking Station Address Argument</th>
<th>Function</th>
<th>Output Hole</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>X V208</td>
<td>V210</td>
<td>F1(x)</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>1</td>
<td>Y V209</td>
<td>V211</td>
<td>F1(y)</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>1</td>
<td>Z V20A</td>
<td>V212</td>
<td>F1(x)</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>1</td>
<td>W V20B</td>
<td>V213</td>
<td>F1(w)</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>1</td>
<td>X V208</td>
<td>V214</td>
<td>F2(x)</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>1</td>
<td>Y V209</td>
<td>V215</td>
<td>F2(y)</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>1</td>
<td>Z V20A</td>
<td>V216</td>
<td>F2(z)</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>1</td>
<td>W V20B</td>
<td>V217</td>
<td>F2(w)</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
<td>X V208</td>
<td>V210</td>
<td>F1(x,y)</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>1</td>
<td>Y V209</td>
<td>V212</td>
<td>F1(z,w)</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>1</td>
<td>Z V20A</td>
<td>V214</td>
<td>F2(x,y)</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>1</td>
<td>W V20B</td>
<td>V216</td>
<td>F2(z,w)</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>1</td>
<td>X V208</td>
<td>V210</td>
<td>F1(x)</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>1</td>
<td>Y V209</td>
<td>V211</td>
<td>F1(y)</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>1</td>
<td>Z V20A</td>
<td>V212</td>
<td>F1(z,w)</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>1</td>
<td>W V20B</td>
<td>V214</td>
<td>F2(x)</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>1</td>
<td>Y V209</td>
<td>V215</td>
<td>F2(y)</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>1</td>
<td>Z V20A</td>
<td>V216</td>
<td>F2(z,w)</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>1</td>
<td>X V208</td>
<td>V210</td>
<td>F1(x,y,z)</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>1</td>
<td>Y V209</td>
<td>V214</td>
<td>F2(x,y,z)</td>
</tr>
</tbody>
</table>

Table 5 MVFG Trunking Station Patching
4.0 ELECTRONICS BREADBOARD ASSEMBLY (EBA)

The Electronics Breadboard Assembly (EBA) is a collection of seven circuit card assemblies (CCAs) mounted on a motherboard within a frame. One CCA is used to aid diagnostics. It serves as an interface between the motherboard and front panel and controls the display circuitry on the front panel. The other six cards contain circuitry which closely duplicates that used by a Stinger POST guidance assembly. However, the six cards primarily use off-the-shelf, dual-in-line package (DIP) integrated circuits (ICs). An actual guidance assembly uses basic IC chips, mounted on printed substrates, to form hybrid microcircuit wafers.

The EBA is designed to perform three primary functions. First it has circuitry to maintain the speed of the gyroscope's primary and secondary mirrors. However, since operation of this circuitry is seldom critical to overall system performance, it has been bypassed. A primary speed profile with a constant relative secondary speed has been defined at the EAI-781. The second function is to maintain gyroscope tracking of a target in space. The EBA processes IR and UV detector signals, primary and secondary reference signals, and a cage coil signal to develop a precession signal to perform this function. The third function is to maintain missile guidance. A wing command signal is developed from the precession, cage coil, and reference signals to perform this function.

Through the course of development of the hybrid simulation, several hardware and firmware programs used by microprocessors on CCA#4 and CCA#5 have evolved with the Stinger POST program. Hardware descriptions can be found through a large number of General Dynamics-Pomona (GD/P) documents. The most useful sources of information are the GD/P schematics of the EBA and Reference [4]. That reference describes the major EBA signals of the configuration first received at MICOM. However, EBA hardware changes have been performed in two stages at MICOM to match two revision levels. Descriptions of these changes are due to be published shortly in a final report for project A 3125 of the Georgia Institute of Technology Engineering Experiment Station. Firmware configurations have generally been a function of individual flight tests. A detailed outline of firmware configurations will be presented in an upcoming University of Alabama in Huntsville final report on Stinger POST hybrid simulation validation.

Use of the EBA in the simulation is best understood by examining its interface to the simulation. The hybrid interface signal conditioner described in Section 6.2 is used to perform the interface function. Additionally, detailed interface signal descriptions can be found in Reference [2]. Some of this information is classified as confidential and is not repeated in this report for that reason.

EBA failures were a frequent occurrence throughout the course of simulation development. It was received with several problems that were diagnosed and corrected. And, the need to frequently examine signals on various CCA's led to a large number of the failures. Subsequently several diagnostic capabilities were developed for the EBA. They are described in Section 7.2.
5.0 DIGITAL PROGRAM

The digital program is executed in real-time on a CDC 6600 large scale computer. It includes simulation executive control, the airframe model and target processing calculations. An operator executes the program through a station in the Digital Display System (DDS).

Executive control of the simulation is performed by the digital program. It first schedules all resources to be used by the simulation. Then after execution begins, the logical sequence of events of the simulated missile flight is directed by the program. The sequence is controlled with the assistance of the control logic on the EAI-781, (See Section 2.0). Control bits are output to the EAI-781 via a common block (*0DI52), and status bits are received via a common block (*ID152). Common blocks are discussed in more detail in the interface section (Section 6.4).

The airframe model is contained in the digital program, and it is almost identical to the one used for the Stinger simulations. It models the motion of a rolling missile under single oscillating wing set control. Equations of motion for the model can be found in Reference [5]. Additionally, a detailed description of the airframe model and the complete digital program is currently being prepared by MICOM personnel.

Target processing calculations are performed to determine target location within the seeker's FOV and target size. In the current configuration, the program must only perform calculations for the "key point" (See Section 3.4) of the composite target and for the flare. Early in the simulation development cycle, it was anticipated that calculations would be required for a larger number of targets and that a Direct Cell would be required to transfer data. At that time, a timing study of the program's slow and fast loops was performed. That study and another discussion of the digital program can be found in Reference [6]. However, the relaxed requirements for the current configuration allows adequate time for good stability.

Both the airframe model and the target processing section require information from the analog models (Section 3.0) and generate information used by the analog models. The program interfaces with the models via ADC's and DAC's. Actual communication from and to the ADC's and DAC's is performed via common blocks (*ADC1 and *DAC1 respectively). Again, section 6.4 has an additional discussion on the role of common blocks as an interface tool.

The digital program was also used to develop diagnostic programs for the simulation. Portions of the main digital program have been extracted to build the programs described in Section 7.4.
6.0 INTERFACES

6.1 Introduction

The Stinger POST hybrid simulation contains a large number of interfaces. A layout of simulation components and their interconnections, is presented in Figure 18. Signal conditioning and support hardware required by the EBA are discussed in Section 6.2. Trunking stations are described in Section 6.3, and the interface between the digital program and the rest of the simulation is discussed in Section 6.4.

6.2 Hybrid Interface Signal Conditioner (HISC)

The Hybrid Interface Signal Conditioner (HISC) was designed to serve as an interface between the EBA and the rest of the simulation. When it was designed, the interface was much more complicated due to the fact that an Electronic Target Signal Generator (ETSG) was planned for use as a target source by the simulation. However, the development of targets on the EAI-781 and abandonment of the ETSG resulted in a greatly simplified interface. Subsequently, much of the HISC's circuitry has been bypassed and will not be discussed. Descriptions of each of the HISC's circuit cards will be presented in Sections 6.2.1 through 6.2.6.

6.2.1 Power Card

The power supply card provides regulated voltages to the other cards. Its schematic is presented in Figure C-1 in Appendix C, and its layout is presented in Figure C-7. Regulator (R)1 provides +15V from a 20V input; R2 provides -15V from -20V; R3 provides +5V from +8V; and, R4 provides -5V from -8V. The regulated voltages are available at the power supply card's front panel and are made available to all other cards in the HISC via the back-plane wiring. Back-plane wiring is presented in Figure 19 and a sketch of front view is presented in Figure 20.

6.2.2 Analog In Card

The Analog In card receives the differential analog signals originating from the trunking stations' analog buffers. Its schematic and layout are presented in Figure C-2 and Figure C-8 respectively. Five receivers are currently implemented on the card. Each receiver consists of two stages built from one LM747. The first stage inverts the input signal with respect to HISC common. The second stage then sums analog common with the inverted signal and inverts that result with respect to HISC common. The final receiver output is a clean, accurate, buffered signal.

The differential inputs come from the back-plane connector (A9). The receiver outputs are routed to the front panel. Gyro reference, secondary reference, and cage coil are the signals needed by the EBA. They are available at Jack (J) 3, J6, and J2 respectively. X-rosette (J4) and Y-rosette (J5) are the rectangular coordinates of theIFOV in the rosette pattern and are available for diagnostic purposes.
Figure 16 Stinger POST Simulation Interconnections
Figure 19  HISC Back-Plane Wiring

Figure 20  HISC Front View
6.2.3 Discrete In Card

The Discrete In card receives the differential logic signals originating from the trunking stations' digital buffers. Its schematic and layout are presented in Figure C-3 and Figure C-9 respectively. SN75108's are used as the receiving end of a transmitter/receiver pair. Three signals are received which are used to control the EBA. They are "cage," "launch," and "clear." "Cage" and "launch" are routed directly to the card's front panel at J2 and J3 respectively. The "clear" signal controls a normally-open, single-throw miniature relay. It grounds the "EBA clear" line when a logic high is received. The clear line from the EBA must be plugged into J1 on the card's front panel for proper operation.

A fourth signal, which controls operation of the oscillograph, is received by the card. The "oscillograph operate" signal is routed to J4. A jumper is then required between J4 and J7. This permits the signal to control a normally-open, single-throw miniature relay. It closes the remote operate line when a logic high is received. The remote operate lines and differential inputs are received via the back-plane connector (A6).

6.2.4 Breadboard Patch Panel Card

The Breadboard Patch Panel card serves two purposes. It is first used to route signals from the front panel to the back-plane wiring via connector A4. Signals used by the EBA which pass through this card include launch, test, AGC freeze, cage, cage coil, gyro reference, secondary reference, precession, guidance command, and signal ground. The card's schematic and layout are presented in Figure C-4 and C-10 respectively.

A second purpose of the card is to perform necessary scaling for two signals. The cage coil signal must be multiplied by a factor of two before it is presented to the EBA. This is required to prevent saturation of the cage coil signal in the EAI system. A two-stage amplifier, built with an LM747 (U7), performs the scaling. The input comes from J11 on the front panel and the output goes to the back-plane connector (A4), pin W.

The EBA's guidance command output is also scaled to insure against saturation in the EAI system. It is multiplied by a factor of .8 with a similar two-stage amplifier (U2). The input comes from connector A4, pin P, and the output is routed to J18.

6.2.5 Breadboard I/O Card

The Breadboard I/O card serves several purposes. Its schematic and layout are presented in Figure C-5 and Figure C-11 respectively. The card's primary purpose is to route all EBA/HISC interface signals through a connector on the card's front panel. A wiring list for the connector and its cable is presented in Table C-1 in Appendix C. Several signals are simply routed through the card from the back-plane connector (A3) to the front connector (P6). These signals on the back-plane are connected directly between the Breadboard I/O and Breadboard Patch Panel cards.
A scaling circuit is also implemented on the card. The EBA's precession output must be multiplied by a factor of .5 to prevent saturation in the EAI system. The two-stage amplifier is built with an LM747(U2). Its input comes from pin 3 of the front panel connector, and its output goes to pin 19 on A3.

Several logic functions are also performed on the card. A normally-open, single-throw miniature relay (U5) and an AND gate (1/4 of U1) are used to perform the caging function. A logic high cage signal from A3, pin 20, causes the relay contacts to close. This routes the "buffered cage coil" signal back to the EBA via its "cage in" line. When the cage signal is "low," the line is left open. This action performs the caging function.

The timer start line is controlled by two miniature relays (U7 and U8) and two AND gates (1/2 of U1). With the current configuration, the "test" input from A3, pin 21, should always remain grounded. A logic high on the "launch" line (A3, pin 22) causes the contacts on the normally-closed, single-throw relay (U8) to open. Otherwise the timer start line is connected to ground through relay U7. This action performs the pre-launch/post-launch function.

For the present configuration, U6 and the remaining AND gate in U1 are not necessary. However, the "test" and "AGC freeze" lines from A3, pin 21, and A3, pin 7, should always remain "grounded".

6.2.6 Analog Out Card

The schematic and layout for the Analog Out card are presented in Figure C-6 and Figure C-12 respectively. In the current configuration, the card serves only one purpose. It routes the "precession" and "guidance command" signals from its front panel to the back-plane connector (A11). The signals have already been buffered by the scaling circuits. Four buffers are also available on the card to route signals to the EAI system if desired for diagnostic purposes.

6.2.7 Miscellaneous Hardware, Patching, and Cabling

Original design envisioned a multi-purpose simulation and anticipated changes throughout the development cycle. Subsequently, the modular design of the HISC occurred. The modular design requires that certain signals be "patched" between the modules via the front panels. This "patching" can be found in Table 13 in Section 8.2.

The power supply that supplies the HISC also provides +20V and -20V to the EBA. A "star" common is employed with the HISC, EBA, and their associated test and recording equipment. A single copper bar provides the common for all of this equipment. It is important to note that the common lines for the EBA are connected to the black connector for the positive supply and the red connector for the negative supply.
A sketch of the cabinet with the EBA, HISC, Power Supplies and oscillograph is presented in Figure 21. Interconnections associated with this equipment are detailed in Figure 13. The "clear" line, between J1 of the Discrete In module and the EBA, and the cable (1W6), between the Breadboard I/O module and the EBA, have already been noted in the above sections. Discrete In, Analog In, and Analog Out cables have also been referenced. The wiring list for the Discrete In cable is presented in Table C-2 in Appendix C. The Analog In and Analog Out cables are identical and are detailed in Table C-3.

Original simulation design included detector signal pre-amplifiers in the HISC. However, noise and AGC switching considerations prompted their movement to CCA#6 in the EBA. Subsequently, differential detector signals from the EAI system are "broken out" at the connector plate and routed to CCA#6. They are first routed to a cinch connector strip on the connector plate though. Coaxial cables are then used to route the signals to CCA#6. These interconnections can be seen in Figure 18 also.

Figure 21 Physical Configuration of the Stinger POST Simulation Cabinet
6.3 Trunking Stations

Examination of Figure 17 reveals that all interconnections for the hybrid simulation facility are completed in the trunking stations. Each interconnection is called a "trunk". Listings for the trunks used by the Stinger POST hybrid simulation are detailed in Appendix D. Table 6 serves as a guide to locate specific trunk listings in Appendix D.

<table>
<thead>
<tr>
<th>Table</th>
<th>Source</th>
<th>Destination</th>
</tr>
</thead>
<tbody>
<tr>
<td>D-1</td>
<td>CDC 6600 DAC(1)</td>
<td>EAI-781</td>
</tr>
<tr>
<td>D-2</td>
<td>CDC 6600 DAC(2)</td>
<td>EAI-781</td>
</tr>
<tr>
<td>D-3</td>
<td>EAI-781</td>
<td>EAI-781</td>
</tr>
<tr>
<td>D-4</td>
<td>EAI-781</td>
<td>CDC 6600 ADC(1)</td>
</tr>
<tr>
<td>D-5</td>
<td>EAI-781</td>
<td>MVFG (0,1)</td>
</tr>
<tr>
<td>D-6</td>
<td>MVFG (0,1)</td>
<td>EAI-781</td>
</tr>
<tr>
<td>D-7</td>
<td>EAI-781</td>
<td>MVFG (6,7)</td>
</tr>
<tr>
<td>D-8</td>
<td>MVFG (6,7)</td>
<td>EAI-781</td>
</tr>
<tr>
<td>D-9</td>
<td>HISC</td>
<td>EAI-781</td>
</tr>
<tr>
<td>D-10</td>
<td>EAI-781 Logic</td>
<td>EAI-781</td>
</tr>
<tr>
<td>D-11</td>
<td>EAI-781 Logic</td>
<td>CDC 6600 In. Dis.</td>
</tr>
<tr>
<td>D-12</td>
<td>CDC 6600 Out. Dis.</td>
<td>EAI-781 Logic</td>
</tr>
</tbody>
</table>

Table 6 Guide to Trunk Listings in Appendix D

6.4 Common Blocks

Common blocks are used as an interface between the digital program and the hybrid simulation system. In Fortran programs, common blocks are used to conveniently transfer variables between subroutines containing the given common blocks. Variables are sent to the DACs and Output Discretes and received from the ADCs and Input Discretes via these common blocks. *ADC1, *IDIS2, *DAC1, and *ODIS2 communicate with the ADCs, Input Discretes, DACs and Output Discretes respectively. These blocks, with their variables, can be identified in the portion of the program listing presented in Figure 22. It is important to note that variables 1-16 of *DAC1 are used to supply DAC(1) while variables 17-32 are used to supply DAC(2). The JAM, ON command in the listing prompts the immediate transfer of the particular DAC variable as soon as it is calculated.
Figure 22 Common Blocks Used for the Interface Between the Digital Program and the Simulation Hardware
7.0 DIAGNOSTIC CAPABILITIES

7.1 Introduction

The complexity of the Stinger POST hybrid simulation made it imperative that a number of diagnostic capabilities to be developed. Some capabilities are independent of the simulation while others are integral parts. Frequent failures of the EBA made it the first target for diagnostic aids. Section 7.2 describes trouble-shooting hints, techniques, tools, and procedures for the EBA. Section 7.3 reviews the diagnostic tools that have been built into the EAI-781 models. These tools aid one to conveniently test the analog models and much of the simulation hardware. The main closed-loop digital program has also been used to develop diagnostic open-loop and closed-loop programs. These are discussed in Section 7.4.

7.2 EBA Diagnostic Capabilities

Frequent failures of the EBA, due to both its design and the necessity to often probe for signals on CCAs, made it imperative to develop diagnostic techniques for the EBA. Section 7.2.1 describes test routines developed on the Tektronix 8002 microprocessor development system, and Section 7.2.2 describes the use of the HP-1615A logic analyzer as an analysis tool. However, some problems can be diagnosed through tailoring, by observation, or by trouble shooting with an oscilloscope. Some possible checks are listed in Table 7.

| 1. | +15V (J6 - front panel), -15V (J8), and +10V (J78) Regulators |
| 2. | 5 MHz Clock (J77) |
| 3. | Activity on all data lines (J67-J74) |
| 4. | Gyro Reference (J10) |
| 5. | Digital 256 X Gyro Reference (J60) |
| 6. | Secondary Reference (J13) |
| 7. | Digital 256 X Secondary Reference (J62) |
| 8. | IR Predetect (J5) and/or UV Predetect (J20) |
| 9. | IR Preamp (TP7 - CCA#6) and/or UV Preamp (TP5 - CCA#6) |
| 10. | CFAR Indicate (J56) |
| 11. | Relative position of Predetect between CFAR's for on-axis target |
| 12. | Digital 1024 X Cage Coll (J64) |
| 13. | Age state (front panel LED), and Launch state (J61) |
| 14. | User generated Cage Coll (J32), and subsequent look angle logic (front panel LED) |
| 15. | Precession for off-axis target (J31) |
| 16. | Proper AGC action (AGC word-front panel) |
| 17. | Valid (Table 8) CCA#4 word (front panel display) |
| 18. | Valid (Table 9) CCA#5 word (front panel display) |
| 19. | Relative position of IR Predetect (J5) and LT CMD (TP8-CCA#4) |
| 20. | Relative position of LT CMD and TE (TP7-CCA#4) |

Table 7 20 Simple EBA Operation Checks
A microprocessor (μP) development system has been used to develop and execute several programs to insure proper operation of the EBA and to diagnose problems that may occur in the EBA. The programs were written and debugged using a Tektronix 8002a system with full RCA 1802 microprocessor emulation capabilities. They are executed using the 8002a in its interactive emulation mode (EM 1) with the prototype control probe (PCP) connected to the appropriate CCA in the EBA. The CCA’s μP is replaced by the PCP. In this mode, 1802 input/output (I/O) commands are routed from/to the EBA via the PCP. This permits memory to be shared between the EBA memory and the 8002a program memory in 128 \( \text{byte blocks}. \) For execution, most of the programs require parameters to be passed to the program. To accommodate this need, memory locations FFF0\(^{16}\)–FFFF\(^{16}\) have been reserved for control parameters which may be defined using the 8002a PATCH or EXAM commands as described in the 8002a System Reference Manual [7]. However, through the use of command files, the user interface has been reduced to a minimum, and only a few system level inputs are required. The theory and instructions for use of each diagnostic program are described in the following sections. Appendix E contains all diagnostic software flowcharts, command file listings, and program listings.

7.2.1.1 Transfer of EBA PROM Memory to 8002a Memory

This program transfers memory, byte-by-byte, from PROMs located on CCA #5 to the 8002a system’s program memory. The program also fetches each PROM memory byte a second time and compares it to the first byte in RAM. Any differences cause a termination; otherwise, the program continues until the last address of PROM has been transferred. The program assumes that the PROM starting location is 0000\(^{16}\). The last PROM address to be transferred and the starting address of 8002a RAM to be used for storage are passed as control parameters.
To simplify use of the program, a chain (command) file has been written to pass the control parameters and execute the program. The sequence for using the program follows with user entries underscored.

SYSTEM CONFIGURATION
Drive 0: 1802 v3.3 system files
Drive 1: INS1TX, INS2TX, XFERMF;0 files
PCP: CCA#5 µP

INSTRUCTIONS
INS1TX/1
INS2TX/1 (last EBA PROM address) (first 8002a RAM address)
ex: INS2TX/1 07FF E000

PROGRAM OUTPUTS
1. "AA" will be displayed on the front panel "W5 WRITE" display if the transfer was successful (may be "xA" in some cases).
2. "EE" will be displayed on the "W5 WRITE" display if an error was discovered in the transfer (also may be "xE").
3. The "Q" line (front panel, pin 57) will be a logic high if the transfer was successful.
4. The "Q" line will oscillate at about a 50% duty cycle if an error was discovered in the transfer.

7.2.1.2 Verification of EBA PROM Memory Against 8002a Diskette File

This program verifies the contents of EBA PROM memory on CCA #5 against a previously saved diskette file. Such a file can be developed using the program documented in the previous section. The program assumes the PROM memory starts at 0000\_16. The first address of 8002a RAM to be used to store the file and the name of the file are passed as control parameters. The program does a byte-by-byte comparison of the file (as loaded in RAM) to PROM memory. It exits if there are any differences or continues until all locations have been checked.

Again, a command file has been written to pass the control parameters and execute the program. The operation sequence follows with user entries underscored.

SYSTEM CONFIGURATION
Drive 0: 1802 v3.3 system files, (file for verification)
Drive 1: INS1VF, INS2VF, VFILE;0 files
PCP: CCA #5 µP

INSTRUCTIONS
INS1VF/1
INS2VF/1 (verification file) (last EBA PROM address)
(first 8002a RAM address)
PROGRAM OUTPUTS

1. "AA" will be displayed on "W5 WRITE" display if verification was successful.
2. "EE" will be displayed on "W5 WRITE" display if an error was found.
3. The "Q" line (front panel, pin 57) will be logic high if verification was successful.
4. The "Q" line will oscillate at about a 50% duty cycle if an error was discovered.

7.2.1.3 EBA Synthesized Error Signal DACs Tests

This program outputs either a fixed value or a sinusoidal wave at a user specified frequency to either the Ex, Ey, or both error DAC channels. The program may be used to check the DAC operation, type I/II filter operation, and synthesized error amplifier performance. For the sinusoidal wave portion of the program, the sine table used for error calculations on CCA #4 is used in order to better simulate actual error output.

The sequence for using the program follows. Again, user entries are underscored, and a chain file has been written to pass the control parameters and execute the program.

SYSTEM CONFIGURATION

Drive 0: 1802 v3.3 system files
Drive 1: INS1ER, INS2ER, EROUTA;0 files
PCP: CCA#4 U P

INSTRUCTIONS

INS1ER/1
INS2ER/1 (type: I=00, II=FF) (frequency: Hex) (channel: X and Y = 0, X = 1, Y = 2) (output: fixed = 0, sine = 1)
(fixed level: Hex)

PROGRAM OUTPUTS

1. The "Q" line ("FOV VALID" test point on CCA #4) will oscillate at a 50% duty cycle if a parameter error was detected.

7.2.1.4 Automatic Gain Control (AGC) Tests

This program tests the IR and UV Automatic Gain Control (AGC) circuitry on CCA#6. The program outputs a user selected bit pattern to the flip-flops and analog switches which control the IR and UV AGC action on CCA #6 via CCA#5. The bit pattern is toggled with 00\(^{16}\) so that individual bits in the flip-flops and gain steps can be checked for correct operation. The rate at which the bits are toggled is user defined also.

Again, a chain file has been written to pass the output byte and the delay factor to the program. The sequence for using the program follows with user entries underscored.
SYSTEM CONFIGURATION
Drive 0: 1802 v3.3 system files
Drive 1: INS1AGC, INS2AGC, AGCOUT;0 files
PCP: CCA#5 µ P

INSTRUCTIONS
INS1AGC/1
INS2AGC/1 (output byte: Hex) (delay factor: Hex)

PROGRAM OUTPUTS
1. The byte is written to the "W5 WRITE" display as it is being written to CCA #6.
2. The "Q" line (front panel, pin 57) will toggle at the same rate as the output byte.

7.2.1.5 EBA RAM Memory Tests

This program tests RAM memory located on CCA#4 or CCA#5. The program writes a series of bit patterns (00₁₆, 55₁₆, AA₁₆, FF₁₆) to RAM, reads the location, and compares the result to the pattern written. If the bytes are the same, the next location is tested. If a bad location is found, the program halts. The bad location and the bit pattern which failed to test properly may be examined by the user.

Again, a chain file has been written to load and execute the program. The sequence for running the program follows with user entries underscored.

SYSTEM CONFIGURATION
Drive 0: 1802 v3.3 system files
Drive 1: INS1MT, METS;0 files
PCP: CCA#4 µ P or CCA#5 µ P

INSTRUCTIONS
INS1MT/1

PROGRAM OUTPUTS
1. The "Q" line ("FOV VALID" test point for CCA#4 - pin 57, front panel for CCA#5) on the respective CCA will be logic high if the test was a success.
2. The "Q" line will oscillate at a 50% duty cycle if the test failed.
3. For CCA#5, the "W5 WRITE" display will display either an "FF," "AA," "55," or "00" if that pattern failed to test properly.
Realistically, the HP-1615A is probably the most important tool required for EBA maintenance. It can record and store 256 words with a maximum total of 24 bits each. It records a word with each clock signal received. Additionally, six qualifier inputs can be received to qualify the clock signal. An important concept to remember is that the qualifying bits must reach their chosen steady-state status before the clock input is received. Here it may be important to choose whether to clock on the clock signal's positive or negative transition.

For use of the HP-1615A with the EBA and its RCA-1802 microprocessors, it is mandatory that the timing diagram (Figure 23) of the 1802 [8] is thoroughly understood. Again, the most important task is to find a signal that can be used to clock the 1615A. Examination of Figure 23 reveals that all 1802 signals are in a steady state condition during the low-to-high transition of the TPB signal. Subsequently it is generally advisable to use TPB as a clock signal when working with the 1615A. Other signals can then be used as "qualifiers" for the clock when defining the conditions required for the collection of data.

The "menu" type operation of the 1615A makes it relatively easy to use. Two principal areas must be defined by the user after the probes have been attached to a circuit. First, the conditions of the trace must be defined. This includes the clock, qualifier, and trigger considerations discussed above. Second, the format of the output must be specified. The 1615A allows the user to observe the collected data in a large number of formats. The data can also be written to a printer (HP-IB required).

The 1615A is particularly useful with three of the CCA's. CCA#4 contains a µP. Subsequently, it is often desirable to observe its program during execution. After attaching the probes to the data and address lines, and clocking on TPB, each cycle of the 1802 can be observed. Specific words can be chosen as a trigger to begin a trace. This permits one to begin looking at specific chosen points in the program. Data which is read/written from/to a particular I/O device (CDP 1852) or DAC (AD7524) can be isolated also. While still looking at the data lines, the clock signal can be "qualified" with the chip select signals for that device. The 1615A is also useful for looking at the counters in the phase-lock-loops (MC14520) on CCA#4.

CCA#5 also contains a µP. Again, it is often desirable to observe its program during execution and data read/written from/to particular I/O devices. Additionally, the 1615A is very useful for looking at the thresholds on CCA#5 during EBA operation.

CCA#6 does not have a µP, but its AGC action is controlled by the one on CCA#5. Checking operation of the latches (MC14175) and analog switches (DG 201) used to perform AGC action is greatly simplified by use of the 1615A.
NOTES:
1. THIS TIMING DIAGRAM IS USED TO SHOW SIGNAL RELATIONSHIPS
   ONLY AND DOES NOT REPRESENT ANY SPECIFIC MACHINE CYCLE
2. ALL MEASUREMENTS ARE REFERENCED TO 50% POINT OF THE
   WAVEFORMS
3. SHADED AREAS INDICATE "DON'T CARE" OR UNEEIFIED STATE;
   MULTIPLE TRANSITIONS MAY OCCUR DURING THIS PERIOD

Figure 23 RCA 1802 Timing Diagram
7.3 Analog Control Panel Diagnostic Functions

Much of the simulation hardware can be tested with the aid of diagnostic tools built into the analog models on the EAI-781. Some of the tools are used to allow the user to control certain model parameters independent from simulation control. Some are instrumental in tailoring.

A number of the capabilities were discussed in Section 2.0 (Control Logic) and are illustrated in Figure A-1 in Appendix A. FF220 forces the EBA into the "uncaged" state and FF041 forces the "launched" state. PB002 enables operation of the oscillograph. And, PB003 forces the wing servo model into operation.

Specific functions will be discussed in Sections 7.3.1 - 7.3.8. Tables 10 - 12 provide a summary of flip-flops, push-buttons, and hand-set potentiometers that make up most of the analog control panel diagnostic functions.
<table>
<thead>
<tr>
<th>Flip-Flop #</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>Enable Analog and Recorders</td>
</tr>
<tr>
<td>001</td>
<td>-</td>
</tr>
<tr>
<td>010</td>
<td>Force Rate Gyro Operate (Static Test)</td>
</tr>
<tr>
<td>011</td>
<td>(Part of Wing Servo)</td>
</tr>
<tr>
<td>020</td>
<td>(Part of Wing Servo)</td>
</tr>
<tr>
<td>021</td>
<td>-</td>
</tr>
<tr>
<td>030</td>
<td>-</td>
</tr>
<tr>
<td>031</td>
<td>-</td>
</tr>
<tr>
<td>040</td>
<td>Force Handset Roll Rate (HS104)</td>
</tr>
<tr>
<td>041</td>
<td>Force Launch</td>
</tr>
<tr>
<td>050</td>
<td>Force Roll Resolver Operate</td>
</tr>
<tr>
<td>051</td>
<td>-</td>
</tr>
<tr>
<td>200</td>
<td>Abort Real-Time</td>
</tr>
<tr>
<td>201</td>
<td>Activate Static Gain Integrators</td>
</tr>
<tr>
<td>210</td>
<td>-</td>
</tr>
<tr>
<td>211</td>
<td>-</td>
</tr>
<tr>
<td>220</td>
<td>Force Uncage</td>
</tr>
<tr>
<td>221</td>
<td>Force Zero Roll</td>
</tr>
<tr>
<td>230</td>
<td>Force Handset Flare Positioning (HS105, HS114)</td>
</tr>
<tr>
<td>231</td>
<td>Force Flare #1 Operation</td>
</tr>
<tr>
<td>240</td>
<td>-</td>
</tr>
<tr>
<td>241</td>
<td>-</td>
</tr>
<tr>
<td>250</td>
<td>Force Normalized Flare Intensity History</td>
</tr>
<tr>
<td>251</td>
<td>Force Handset Target Intensity (HS145)</td>
</tr>
<tr>
<td>400</td>
<td>Enable Rosette</td>
</tr>
<tr>
<td>401</td>
<td>Select UV Display</td>
</tr>
<tr>
<td>410</td>
<td>-</td>
</tr>
<tr>
<td>411</td>
<td>Disable Flare #1 Ignition</td>
</tr>
<tr>
<td>420</td>
<td>-</td>
</tr>
<tr>
<td>421</td>
<td>-</td>
</tr>
<tr>
<td>430</td>
<td>Force Handset Triangle Sizing (HS115, HS125)</td>
</tr>
<tr>
<td>431</td>
<td>Force Handset Rectangle Sizing (HS115, HS125)</td>
</tr>
<tr>
<td>440</td>
<td>Force Handset Circle Sizing (HS144)</td>
</tr>
<tr>
<td>441</td>
<td>Disable Triangle Gradient</td>
</tr>
<tr>
<td>450</td>
<td>Force Handset Target Positioning (HS134, HS135)</td>
</tr>
<tr>
<td>451</td>
<td>Display Synchronization</td>
</tr>
</tbody>
</table>

Table 10 Analog Control Panel Flip-Flop Assignments
<table>
<thead>
<tr>
<th>PB#</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>-</td>
</tr>
<tr>
<td>001</td>
<td>Open Tracker Loop</td>
</tr>
<tr>
<td>002</td>
<td>Enable Oscillograph</td>
</tr>
<tr>
<td>003</td>
<td>Force Wing Servo Operate</td>
</tr>
</tbody>
</table>

Table 11 Analog Control Panel Push-Button Assignments

<table>
<thead>
<tr>
<th>Handset Pot #</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>104</td>
<td>Roll Rate</td>
</tr>
<tr>
<td>105</td>
<td>Flare Position-Azimuth (FF230)</td>
</tr>
<tr>
<td>114</td>
<td>Flare Position-Elevation (FF230)</td>
</tr>
<tr>
<td>115</td>
<td>Target Width (FF431)</td>
</tr>
<tr>
<td>124</td>
<td>-</td>
</tr>
<tr>
<td>125</td>
<td>Target Length (FF431)</td>
</tr>
<tr>
<td>134</td>
<td>Target Position - Azimuth (FF450)</td>
</tr>
<tr>
<td>135</td>
<td>Target Position - Elevation (FF450)</td>
</tr>
<tr>
<td>144</td>
<td>Circle Size (FF#440)</td>
</tr>
<tr>
<td>145</td>
<td>Target Intensity (FF#251)</td>
</tr>
<tr>
<td>154</td>
<td>-</td>
</tr>
<tr>
<td>155</td>
<td>-</td>
</tr>
</tbody>
</table>

Table 12 Analog Control Panel Handset Potentiometer Assignments
7.3.1 Roll Control

Roll rate can be placed under user control as shown in Figure A-3. The roll resolver (R510) can be forced into operation by setting FF051. FF221 and K241 combine to insure zero roll when FF221 is set. And, FF040 and K041 combine to permit the user to define a constant roll rate when FF040 is set. HS104 can then be used to define that rate.

7.3.2 Gyroscope

The gyroscope model (Figures A-5 and A-6) can be forced into operation by setting FF010. IO10 (θg) and IO22 (ψg) can be independently placed into initial condition, though, by setting PB001. Constant, open-loop look angles can then be defined by placing values on C012 (θg) and C102 (ψg). These functions are important in tailoring and can be used to develop specific cage coil signals.

7.3.3 Target Position

Constant target positions within the rosette pattern can be defined by the user via FF450, K050, K051, HS134, and HS135 (illustrated in Figure A-7). When FF450 is set, positioning control is switched from the trunk inputs to the hand-set potentiometers. HS134 can be used to position the target in azimuth, and HS135 can be used to position it in elevation.

7.3.4 Circle Size and Intensity

Circle parameters of size and intensity can be defined by the user (illustrated in Figure A-9). When FF440 is set, HS144 controls circle size via K251. When FF251 is set, HS145 defines a constant intensity in both the IR and UV channels via K010 and K401 respectively.

7.3.5 Triangle and Rectangle Size and Intensity

Triangle and rectangle size can be defined by the user (illustrated in Figure A-9). When FF430 is set, HS125 controls the length of the triangle and HS115 controls its width. When FF431 is set, HS125 and HS115 also respectively control the length and width of the rectangle.

Triangle intensity (illustrated in Figure A-10) can be defined to include its gradient and be a function of range and aspect angle, to be uniform and a function of range and aspect angle, or to be a constant value. Setting FF441 forces a constant value via K250. Otherwise, the entire intensity model remains in effect. The gradient model can be disabled by setting C501=C502=0.0 and C503 equal to some value. The value of C503 then determines the level of the uniform intensity.
Rectangle intensities (illustrated in Figure A-13) can also be controlled by the user. Setting FF251 enables the user to set constant intensity values with HS145 via K011 in the IR channel and K250 in the UV channel.

7.3.6 Flare Position, Size and Intensity

Constant flare positions (illustrated in Figure A-11) within the rosette pattern can also be defined by the user. When FF230 is set, positioning control is switched from the trunk inputs to HS105 and HS114. HS105 can be used to position the flare in azimuth via K030, and HS114 can be used to position it in elevation via K031.

Since flare size remains constant during a simulated flight, its size is already user definable. C553 defines this simulation variable. FF231 can be used to independently force the flare into operation. And, FF411 can be used to disable ignition of the flare intensity profile by the digital program. When FF250 is set, the normalized intensity profile is multiplied (via K000) by a constant, instead of the range dependent function.

7.3.7 X-Y Display

The intensity input to the X-Y Display is driven by either the composite IR signal or the composite UV signal (illustrated in Figure A-13). The result is a visual representation of the individual spectral composite target within the rosette pattern. When FF401 is left unset, the IR source is displayed. The UV source is displayed via K040 when FF401 is set. A bias for the display can be set with the aid of C302 and A101. The relative target-to-rosette intensity can be controlled by the value set on C302.

7.3.8 Static Gain Curves

Static Gain Curves are used to characterize the EBA's response to a particular target. With the simulation, they represent a graphical record of a target model's validity. Subsequently, a more detailed static gain curve discussion will be presented in the next report in this series of tasks (Simulation Validation). However, a brief explanation of the method used to generate static gain curves will be presented here.

After forcing the gyroscope into operation (FF010), "opening the tracker loop" (PB001), and defining a zero look angle (C012=C102=0.0), static gain curves can be generated with the use of FF201, K200, I210, K201, and I220 (illustrated in Figure A-4). Additionally, the EBA must be uncaged (FF220). Then, using the techniques described in sections 7.3.4 - 7.3.6, the target model to be characterized must be defined by the user.

The actual curves are generated by plotting the output of either I210 or I220 against the target's position within the rosette pattern in either elevation (HS135) or azimuth (HS134) respectively. While FF201 is left unset, I210's output represents $\theta g$ and I220's output represents $\psi g$. When FF201 is set and C203 and C221 are set to 1.0, the outputs of I210 and I220 are filtered representations of $\theta g$ and $\psi g$ respectively. It is important to remember that these outputs are a direct measure of the EBA's precession signal in response to the particular target.
7.4 Digital Display System (DDS) Diagnostic Routines

Two digital diagnostic programs, which can be executed from a Digital Display System (DDS) terminal, are available to the simulation user. With these programs, OLOOP1 CYCLE 2 and OLOOP1 CYCLE 3, it is possible to exercise the simulation under a variety of known conditions. This permits one to evaluate the "health" of the simulation or assists one in the diagnosis and repair of occasional simulation failures. Both programs are "user friendly" and require a minimum number of inputs from the operator. When each of the programs is either initialized or halted, the operator is presented with a "menu" of options. However, it is important to insure that the Initialization and Tailoring Sequences outlined in Section 8.0 have been performed before attempting to use these programs.

The first program, OLOOP1 CYCLE 2, is designed to model a simple, non-maneuvering, closed-loop flight. Its flowchart is presented in Figure F-1 in Appendix F. Both tracking and guidance loops are closed with this program. The operator can specify the initial conditions (missile and target) and target characteristics. Initial conditions include range to target, missile body angle, missile body rate, and target azimuth. Target characteristics include rate, crossing angle, body dimensions, plume dimensions and flare drop rate. A detailed operation sequence is presented in Appendix F.

OLOOP1 CYCLE 3 differs from the first program in that it only closes the loop around the tracker. Its flowchart is presented in Figure F-2. A standard, circular (point source) target should be used for all tests with this program. Options 0 through 5 enable evaluation of the simulation's ability to acquire a target with or without an initial pointing error. Options 6 through 11 are used to check track rate performance. And, options 12 through 15 are used to evaluate the effects of range closure and accelerations.

With this program, as soon as an option is chosen, Real-Time execution begins. New options can then be chosen and implemented during program execution. This permits the evaluation of a variety of steady-state and transient conditions.
8.0 SIMULATION USAGE SEQUENCES

8.1 Introduction

Use of the Stinger POST hybrid simulation can be divided into three stages. The first is the initialization stage. A sequence for initialization is presented in Section 8.2. Tailoring is the second stage of usage. Tailoring must be checked and/or adjusted to insure proper operation of the simulation. The operation sequence for tailoring is presented in Section 8.3. Actual operation of the simulation is the third stage of usage and should only be attempted after the initialization and tailoring sequences have been completed. The operation sequence is presented in Section 8.4.

8.2 Initialization Sequence

I. Check with Analog Computer Room personnel to insure that the following activities have been completed.

A. Mount the proper analog and logic boards on the EAI-781.
B. Connect the proper trunk lines.
C. Successfully complete a static check of the system.

II. Initialize the Display System to display the composite rosette/target representation.

A. Set the following push-buttons (in order)
   1. Trace Selector: I
   2. Input: 20
   3. Trace Selector: II
   4. Input: 21
   5. Cross Plot: I
B. Adjust the intensity setting on the display to the desired level.

III. Initialize the EBA, HISC, and oscilloscope.

A. Check to insure that the EBA and HISC power switches are off.
B. Turn on all four power supply switches (located at the bottom of the simulation hardware cabinet), and check to insure that the two variable supplies are set to 8 volts.
C. Verify that the HISC is patched as outlined in Table 13.
D. Turn on the HISC (located directly above the power supplies).
E. Turn on the EBA (located on top of the cabinet) and check to insure that neither ammeter exceeds 1 Amp.
F. Set the EBA switches as indicated in Table 14.
G. Turn on the Tektronix oscilloscope.
H. Connect X10 probes to "CH 2" of each of the oscilloscope's amplifier modules.
I. Set the DISPLAY MODE and TRIGGER SOURCE switches of each module to "CH 2".

48
J. Set the GAIN of both amplifiers to 5V/DIV and select "DC" coupling.
K. Turn the time base adjustment fully counter-clockwise and select "AUTO" MODE, "DC" COUPLING, and "INT" SOURCE.
L. Set the oscilloscope VERT MODE to "RIGHT," the TRIGGER SOURCE to "LEFT," and choose "NON STORE" trace.
M. Connect the left "CH 2" probe to Ex (TP1 on EBA CCA#4) and the right "CH 2" probe to E_y (TP4 on CCA#4).

IV. Initialize the EAI-781 control console.

A. Check to insure that PWR and PP push-buttons are "on".
B. Set the following push-buttons:
   1. Select System: DVM and ADR
   2. Clock: 10^6
   3. Analog Time Scale: M and SEC
   4. Analog Mode: IC
   5. Logic Mode: R
   6. Slave: MSL and HYB
C. Set FF 400.
D. Poll FF 451 "on" and "off" until rosette pattern appears on X-Y display (0-5 pollings may be required).

V. Check (via the PACER 100 Control Console) to insure that simulation trucks are connected as indicated in Table 15.

<table>
<thead>
<tr>
<th>From</th>
<th>Pin No.</th>
<th>To</th>
<th>Pin No.</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>Discrete In A</td>
<td>2</td>
<td>B.B.P.P. *</td>
<td>4</td>
<td>Cage Command</td>
</tr>
<tr>
<td>Discrete In A</td>
<td>3</td>
<td>B.B.P.P.</td>
<td>1</td>
<td>Launch Command</td>
</tr>
<tr>
<td>Discrete In A</td>
<td>4</td>
<td>Discrete In A</td>
<td>7</td>
<td>Oscillograph Control</td>
</tr>
<tr>
<td>Analog In</td>
<td>Cage</td>
<td>B.B.P.P.</td>
<td>11</td>
<td>Cage Coil</td>
</tr>
<tr>
<td>Analog In</td>
<td>Gyro</td>
<td>B.B.P.P.</td>
<td>12</td>
<td>Gyro Reference</td>
</tr>
<tr>
<td>Analog In</td>
<td>Sec</td>
<td>B.B.P.P.</td>
<td>13</td>
<td>Secondary Reference</td>
</tr>
<tr>
<td>B.B.P.P.</td>
<td>18</td>
<td>Analog Out</td>
<td>2</td>
<td>Wing Command</td>
</tr>
<tr>
<td>B.B.P.P.</td>
<td>15</td>
<td>Analog Out</td>
<td>3</td>
<td>Precession</td>
</tr>
<tr>
<td>HISC Power</td>
<td>FWR/GND</td>
<td>B.B.P.P.</td>
<td>2</td>
<td>Test Command</td>
</tr>
<tr>
<td>HISC Power</td>
<td>FWR/GND</td>
<td>B.B.P.P.</td>
<td>3</td>
<td>AGC Freeze Command</td>
</tr>
<tr>
<td>HISC Power</td>
<td>FWR/GND</td>
<td>Analog Out</td>
<td>SIG GND</td>
<td>Differential Gnd</td>
</tr>
<tr>
<td>HISC Power</td>
<td>FWR/GND</td>
<td>Analog Out</td>
<td>5</td>
<td>Empty</td>
</tr>
<tr>
<td>HISC Power</td>
<td>FWR/GND</td>
<td>Analog Out</td>
<td>6</td>
<td>Empty</td>
</tr>
<tr>
<td>HISC Power</td>
<td>FWR/GND</td>
<td>Analog Out</td>
<td>7</td>
<td>Empty</td>
</tr>
</tbody>
</table>

* Breadboard Patch Panel.

Table 13
HISC Patching Instructions for Stinger/POST Configuration

49
# Table 14
EBA Switch Settings For Initialization

<table>
<thead>
<tr>
<th>Title</th>
<th>Position</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power</td>
<td>ON</td>
</tr>
<tr>
<td>Cage/Uncage</td>
<td>UNCG</td>
</tr>
<tr>
<td>LAUNCH</td>
<td>POST</td>
</tr>
<tr>
<td>FOV</td>
<td>ENBL</td>
</tr>
<tr>
<td>AGC</td>
<td>ENBL</td>
</tr>
<tr>
<td>Type Track</td>
<td>Normal</td>
</tr>
</tbody>
</table>

# Table 15
Analog Room Trunks For Stinger POST Simulation Configuration

<table>
<thead>
<tr>
<th>ADDRESS</th>
<th>DESTINATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>W10</td>
<td>V3B</td>
</tr>
<tr>
<td>W11</td>
<td>V36</td>
</tr>
<tr>
<td>W00</td>
<td>V3A</td>
</tr>
<tr>
<td>U90</td>
<td>V83</td>
</tr>
<tr>
<td>V30</td>
<td>V24</td>
</tr>
<tr>
<td>V31</td>
<td>V25</td>
</tr>
<tr>
<td>V33</td>
<td>V26</td>
</tr>
<tr>
<td>V34</td>
<td>V27</td>
</tr>
<tr>
<td>V81</td>
<td>W52</td>
</tr>
<tr>
<td>V80</td>
<td>W62</td>
</tr>
<tr>
<td>V38</td>
<td>W43</td>
</tr>
<tr>
<td>V39</td>
<td>V43</td>
</tr>
</tbody>
</table>
VI. Initialize an IR Point Source (Circle) target.
   A. Set FF251 and F440.
   B. Adjust HS 145 to a fully clockwise position.
   C. Set C250 to .1000
   D. Set C251, C301, C252, C032, C453, C300, C342, and C253 to 0.0000.
   E. Adjust HS144 (circle size) to yield an output which represents a point source.

8.3 Tailoring Sequence

I. Check to insure that the initialization sequence has been performed correctly.
II. Tailor Scan Phase.
   A. Set FF220, FF221, FF041, FF010 and PB001.
   B. Set C012 and C102 to 0.0000.
   C. Adjust the left DIP switch atop CCA#4 to a setting (approximately C2^16 - MSB at bottom) which yields the smallest pattern of "dots" on the oscilloscope.
   D. Perform corrective maintenance if the resulting DIP setting varies over 2 or 3 bits from its previous setting.

III. Tailor Track Phase.
   A. Check to insure that scan phase tailoring has been performed.
   B. Set FF450.
   C. Initialize strip chart recorder #2 (right side).
      1. Zero channels 1 and 2 in the center of their respective scales.
      2. Set channel 1 and 2 scales to 2.0V/line.
      3. Set "STOP," "LC," and "X.01" on speed control.
   D. Adjust HS134 to +0.2500 and HS135 to 0.0000, and check to insure that the circle on the X-Y display is to the right.
   E. Set strip chart speed to "200" for approximately 4 seconds and then "STOP."
   F. Adjust HS134 to -0.2500, and check to insure that the circle is to the left.
   G. Repeat Step E.
   H. Adjust HS134 to 0.0000 and HS 135 to -0.2500, and check to insure that the circle is to the bottom.
   I. Repeat Step E.
   J. Adjust HS135 to +0.2500, and check to insure that the circle is to the top.
   K. Repeat Step E.
   L. Compare the strip chart trace to Figure 24.
   M. If a strip chart offset occurs in one plane while the circle location is adjusted in the other plane (Figure 25) adjust the right DIP switch atop CCA#4 (approximately EA_16 - MSB at bottom).
   N. Repeat Steps D-M until the strip chart trace matches figure 24.
   O. Perform corrective maintenance if the resulting DIP setting varies over 3 or 4 bits from its previous setting.
   P. Unset FF450.
IV. Check the Guidance Circuitry.
   A. Set C012 to +0.3000.
   B. Unset FF221.
   C. Set FF040, FF051, and PB003.
   D. Set HS104 to a value equal to \(-0.0180 \times \text{roll rate in Hertz}\).
   E. Monitor J26 on the EBA with the oscilloscope.
   F. Perform corrective maintenance if a roll rate signal is not present at J26.
   G. Check Wing Servo operation by observing A440 with an oscilloscope at the EAI-781.
   H. Set C012 to 0.0000.
   I. Unset FF040, FF051, FF220, FF221, FF041, FF010, PB001, and PB003.
V. Tailor Signal-to-Noise Ratio (SNR)
   A. Set C250 and C253 to 0.0000.
   B. Set the EBA AGC word switch to IR AGC.
   C. Check to insure that the EBA AGC word display reads approximately FF.
   D. Set C301 to a value which generates the required amount of IR noise as indicated by the AGC word. Note that the output is scaled to .44 db/step as indicated by Figure 26.

\[ \text{Figure 26 AGC Word Scaling} \]

E. Using the OLOOP1 CYCLE3 program (described in Section 7.4), set the target in the center of the FOV at a range equal to the launch range of the flight to be modeled. An operations sequence for this procedure is presented in Appendix F.

F. Set C250 to a value which generates the required amount of IR signal as indicated by the AGC word.

G. Set the EBA AGC word switch to UV AGC.

H. Check to insure that the display reads approximately FF.

I. Set C300 to a value which generates the required amount of UV noise.

J. Set C253 to a value which generates the required amount of UV signal.

VI. Tailor System Guidance Phase
   A. Using OLOOP1 CYCLE3, begin tracking a target, and continuously move the target back and forth in azimuth.

B. Using an oscilloscope at the EAI 781, compare the phase of R510 \((-\sin \delta t)\) and TR501 \((\delta c)\) while the target is moving to the left.

C. If a phase difference occurs, set C230 and C231 subject to Equation 42 and Equation 43 respectively.

\[ C230 = \sin \phi/5 \quad \text{(42)} \]

\[ C231 = \cos \phi/5 \quad \text{(43)} \]

where: \(\phi\) = system phase compensation (degrees).
If the resulting value of \( \phi \) differs more than 10 degrees from 212°, perform corrective maintenance on the system.

D. Check Scan and Track Phase tailoring.
E. Repeat Steps C and D if phase words required a change.
F. Check phasing for target motion in other directions as indicated in Table 16.

<table>
<thead>
<tr>
<th>Direction</th>
<th>Target Motion</th>
<th>Signal In Phase With ( \delta )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Right</td>
<td>( \sin \phi )</td>
<td>( A430 )</td>
</tr>
<tr>
<td>Left</td>
<td>( \sin \theta )</td>
<td>( R510 )</td>
</tr>
<tr>
<td>Up</td>
<td>( \cos \phi )</td>
<td>( A431 )</td>
</tr>
<tr>
<td>Down</td>
<td>( \cos \theta )</td>
<td>( R513 )</td>
</tr>
</tbody>
</table>

Table 16 Target Motion and System Phasing Relationships

8.4 Operation Sequence

I. Call Computer Control to bring the DDS terminal "on line".
II. Enter user ID, Password, etc., on DDS terminal.
III. Access file space and make ready digital portion of hybrid simulation.
   A. Modify digital routines as required.
   B. Recompile.
   C. Save in permanent space new modifications.
IV. Check to determine if initialization and tailoring sequences have been completed.
V. Verify that adequate resources are available (core space, trunks, etc.) and status schedule those resources needed for run(s).
VI. Begin the hybrid simulation operation by executing DIRSS.
VII. ENTER 00 TO START will appear on screen.
VIII. Insure that recorders are scaled correctly and in "remote" mode.
IX. Type "GO" and press the SEND key. A delay will be experienced as pre-run calculations are performed.
X. READY FOR REAL TIME will appear on the screen. At this point, any parameter desired to be monitored on the DDS terminal can be entered. After these are entered, type "GO" and press SEND key.
XI. If adequate resources are not available, program will delay and recycle to point where READY FOR REAL TIME will once again appear on screen. If this occurs, repeat starting at Step X.
XII. If all was ready, the simulation proceeds under EXECUTIVE control of the real time operating system and follows the logical sequence of events simulating missile flight.
XIII. Following end (either normal or aborted) of simulated flight, END OF REAL TIME appears on screen. Enter "GO" to print/plot resulting data.
9.0 CONCLUSIONS AND RECOMMENDATIONS

The Stinger POST simulation has reached a usable level of development. Diagnostic capabilities and configuration enhancements have yielded a good degree of reliability. Validation has been completed for a couple of test flights and will be presented in the next final report in this series of tasks, which will be completed soon.

There are still several minor tasks that could be completed to improve the reliability and testability of the simulation. Some of the tasks are related to the need to remove excess items left in the simulation during the development process. Review of the control logic would find several circuits that could be simplified. And, the HISC could be simplified to just four circuit cards. Extra lines in the HISC cables could be used to transfer several more diagnostic signals between the ERA and the EAI-781. Additionally, extra components in two extra flare models could be used to develop more diagnostic capabilities at the EAI-781. Alternately though, they could easily be incorporated into the simulation if the need for extra flares arises.

An important diagnostic improvement recommendation is for development of a system of function relays and flip-flops to send chosen (by flip-flop) signals to the EAI-781 system oscilloscope. Including $\delta_c$ and $\sin^j$ or $\cos^j$ in such a system would greatly simplify checking system phasing.

A minor change should be made to the simulation to improve validity. The square flare models should be changed to circles. Extra components from the extra flare models could be used for this purpose.

Aside from these recommendations, little needs to be done to improve the usability of the simulation. However, additional validation needs to be completed for the simulation. The extent of additional validation needed is subject to discussion though. Regardless, the Stinger POST hybrid simulation has been developed into a reliable, high fidelity simulation.
REFERENCES


REFERENCES (Cont'd)


APPENDIX A
EAI-781 Model Schematics
Figure A-2 Primary Gyro Motor, Secondary Gyro Motor, Rosette, and Secondary Reference Coils
Figure A-7 Target Rotation and Positioning
Figure A-8 Circle (Point Source) Logic and Intensities
Figure A-16 Wing Servomechanism (2 of 2)
APPENDIX B

Function Generator Data
<table>
<thead>
<tr>
<th>NAME</th>
<th>UNITS</th>
<th>NO. BPTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>FABSBZ</td>
<td>BZ</td>
<td>15</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>BZ</th>
<th>FABSBZ</th>
<th>INDEX</th>
</tr>
</thead>
<tbody>
<tr>
<td>-50000E+00</td>
<td>85200E+00</td>
<td>1</td>
</tr>
<tr>
<td>-34000E+00</td>
<td>85200E+00</td>
<td>2</td>
</tr>
<tr>
<td>-30000E+00</td>
<td>85200E+00</td>
<td>3</td>
</tr>
<tr>
<td>-24000E+00</td>
<td>82000E+00</td>
<td>4</td>
</tr>
<tr>
<td>-18000E+00</td>
<td>95500E+00</td>
<td>5</td>
</tr>
<tr>
<td>-12000E+00</td>
<td>97900E+00</td>
<td>6</td>
</tr>
<tr>
<td>-60000E+01</td>
<td>99900E+00</td>
<td>7</td>
</tr>
<tr>
<td>00000E+00</td>
<td>10000E+01</td>
<td>8</td>
</tr>
<tr>
<td>60000E+00</td>
<td>99500E+00</td>
<td>9</td>
</tr>
<tr>
<td>120000E+00</td>
<td>97900E+00</td>
<td>10</td>
</tr>
<tr>
<td>180000E+00</td>
<td>95500E+00</td>
<td>11</td>
</tr>
<tr>
<td>240000E+00</td>
<td>90000E+00</td>
<td>12</td>
</tr>
<tr>
<td>300000E+00</td>
<td>83000E+00</td>
<td>13</td>
</tr>
<tr>
<td>340000E+00</td>
<td>50000E+00</td>
<td>14</td>
</tr>
<tr>
<td>500000E+00</td>
<td>85200E+00</td>
<td>15</td>
</tr>
</tbody>
</table>

END OF FUNCTION TABLE

Table B-1 Precessibility in Elevation Function Data (FABSBY)
Figure B-1 Plot of Precessibility Function Data (FABSBY or FABSBZ)
<table>
<thead>
<tr>
<th>NAME</th>
<th>UNITS</th>
<th>NO. BPTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>FAESBY</td>
<td>BY</td>
<td>15</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>BY</th>
<th>FAESBY</th>
<th>INDEX</th>
</tr>
</thead>
<tbody>
<tr>
<td>-50000E+02</td>
<td>95300E+00</td>
<td>1</td>
</tr>
<tr>
<td>-34000E+02</td>
<td>85300E+00</td>
<td>2</td>
</tr>
<tr>
<td>-30000E+02</td>
<td>82000E+00</td>
<td>3</td>
</tr>
<tr>
<td>-24000E+02</td>
<td>93200E+00</td>
<td>4</td>
</tr>
<tr>
<td>-18000E+02</td>
<td>95500E+00</td>
<td>5</td>
</tr>
<tr>
<td>-12000E+02</td>
<td>97900E+00</td>
<td>6</td>
</tr>
<tr>
<td>-60000E+01</td>
<td>99500E+00</td>
<td>7</td>
</tr>
<tr>
<td>00000E+00</td>
<td>99500E+00</td>
<td>8</td>
</tr>
<tr>
<td>60000E+01</td>
<td>99500E+00</td>
<td>9</td>
</tr>
<tr>
<td>12000E+02</td>
<td>97900E+00</td>
<td>10</td>
</tr>
<tr>
<td>12000E+02</td>
<td>97500E+00</td>
<td>11</td>
</tr>
<tr>
<td>24000E+02</td>
<td>99100E+00</td>
<td>12</td>
</tr>
<tr>
<td>30000E+02</td>
<td>98000E+00</td>
<td>13</td>
</tr>
<tr>
<td>34000E+02</td>
<td>95300E+00</td>
<td>14</td>
</tr>
<tr>
<td>50000E+02</td>
<td>95300E+00</td>
<td>15</td>
</tr>
</tbody>
</table>

END OF FUNCTION TABLE

Table B-2 Precessibility in Azimuth Function Data (FAESBY)
<table>
<thead>
<tr>
<th>NAME</th>
<th>UNITS</th>
<th>NO. PPTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>BTCC</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FUNCTION VARIABLE</th>
<th>BTACT</th>
<th>BTCC</th>
<th>INDEX</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0.00000E+00</td>
<td>0.46250E+00</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0.50000E+01</td>
<td>0.47750E+00</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>1.00000E+01</td>
<td>0.44540E+00</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>1.50000E+01</td>
<td>0.42420E+00</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>2.00000E+01</td>
<td>0.40300E+00</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>2.50000E+01</td>
<td>0.38100E+00</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>3.00000E+01</td>
<td>0.35800E+00</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>3.50000E+01</td>
<td>0.33710E+00</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>4.00000E+01</td>
<td>0.30240E+00</td>
<td>9</td>
</tr>
<tr>
<td></td>
<td>4.50000E+01</td>
<td>0.27920E+00</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td>5.00000E+01</td>
<td>0.24010E+00</td>
<td>11</td>
</tr>
</tbody>
</table>

END OF FUNCTION TABLE

Table B-3  Cage Coil Physical Scaling Data (BTCC)
### Table B-4 Radial Drift Data (RDLDRF)

<table>
<thead>
<tr>
<th>FUNCTION</th>
<th>VARIABLE</th>
<th>NAME</th>
<th>UNITS</th>
<th>NO. PRTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
<td>RDLDRF</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>PPRIME</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BTACT</td>
<td></td>
<td>19</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>INDEX</th>
<th>BTACT</th>
<th>PPRIME</th>
<th>RDLDRF</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>.00000E+00</td>
<td>-.10000E+00</td>
<td>.60000E-01</td>
</tr>
<tr>
<td>2</td>
<td>.15000E+01</td>
<td>-.70000E+01</td>
<td>.40000E+00</td>
</tr>
<tr>
<td>3</td>
<td>.10500E+02</td>
<td>.30000E+00</td>
<td>.16000E+00</td>
</tr>
<tr>
<td>4</td>
<td>.10000E+00</td>
<td>.80000E+00</td>
<td>.18000E+00</td>
</tr>
<tr>
<td>5</td>
<td>.50000E+01</td>
<td>.15000E+00</td>
<td>.20000E+00</td>
</tr>
</tbody>
</table>

**Table B-4 Radial Drift Data (RDLDRF - 1 of 2)**

B-6
| .22000E+02 | .34000E+00 | 3, 10 |
| .24000E+02 | .34000E+00 | 3, 10 |
| .26000E+02 | .34000E+00 | 3, 10 |
| .28000E+02 | .34000E+00 | 3, 10 |
| .30000E+02 | .34000E+00 | 3, 10 |
| .32000E+02 | .34000E+00 | 3, 10 |
| .34000E+02 | .34000E+00 | 3, 10 |
| .36000E+02 | .34000E+00 | 3, 10 |
| .38000E+02 | .34000E+00 | 3, 10 |
| .40000E+02 | .34000E+00 | 3, 10 |
| .42000E+02 | .34000E+00 | 3, 10 |

**END OF FUNCTION TABLE**

Table B-4 (Cont'd) Radial Drift Data (RDLDHF-2 of 2)
<table>
<thead>
<tr>
<th>FUNCTION VARIABLE</th>
<th>UNITS</th>
<th>NO. BPTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>PPRIME</td>
<td>5</td>
</tr>
<tr>
<td>2</td>
<td>BTACT</td>
<td>19</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>BTACT</th>
<th>PPRIME</th>
<th>TNGDRF</th>
<th>INDEX</th>
</tr>
</thead>
<tbody>
<tr>
<td>.00000E+00</td>
<td>-1.0000E+00</td>
<td>0.0000E+00</td>
<td>1, 1</td>
</tr>
<tr>
<td>.70000E+01</td>
<td>-1.1000E+00</td>
<td>0.0000E+00</td>
<td>2, 1</td>
</tr>
<tr>
<td>.10500E+02</td>
<td>-1.1000E+00</td>
<td>0.0000E+00</td>
<td>3, 1</td>
</tr>
<tr>
<td>.14000E+02</td>
<td>-2.0000E+00</td>
<td>0.0000E+00</td>
<td>4, 1</td>
</tr>
<tr>
<td>.18000E+02</td>
<td>-2.0000E+00</td>
<td>0.0000E+00</td>
<td>5, 1</td>
</tr>
<tr>
<td>.50000E+01</td>
<td>-1.0000E+00</td>
<td>0.0000E+00</td>
<td>1, 2</td>
</tr>
<tr>
<td></td>
<td>0.2000E+00</td>
<td>0.0000E+00</td>
<td>2, 2</td>
</tr>
<tr>
<td>.70000E+01</td>
<td>-2.5000E+00</td>
<td>0.0000E+00</td>
<td>3, 2</td>
</tr>
<tr>
<td>.10500E+02</td>
<td>-3.0000E+00</td>
<td>0.0000E+00</td>
<td>4, 2</td>
</tr>
<tr>
<td>.14000E+02</td>
<td>-4.0000E+00</td>
<td>0.0000E+00</td>
<td>5, 2</td>
</tr>
<tr>
<td>.18000E+02</td>
<td>-4.5000E+00</td>
<td>0.0000E+00</td>
<td>5, 3</td>
</tr>
<tr>
<td>.60000E+01</td>
<td>-1.0000E+00</td>
<td>0.0000E+00</td>
<td>1, 3</td>
</tr>
<tr>
<td></td>
<td>0.5000E+00</td>
<td>0.0000E+00</td>
<td>2, 3</td>
</tr>
<tr>
<td></td>
<td>0.5000E+00</td>
<td>0.0000E+00</td>
<td>3, 3</td>
</tr>
<tr>
<td></td>
<td>0.7000E+00</td>
<td>0.0000E+00</td>
<td>4, 3</td>
</tr>
<tr>
<td></td>
<td>0.1050E+00</td>
<td>0.0000E+00</td>
<td>5, 3</td>
</tr>
<tr>
<td>.80000E+01</td>
<td>-1.0000E+00</td>
<td>0.0000E+00</td>
<td>1, 4</td>
</tr>
<tr>
<td></td>
<td>0.7000E+00</td>
<td>0.0000E+00</td>
<td>2, 4</td>
</tr>
<tr>
<td></td>
<td>0.1050E+00</td>
<td>0.0000E+00</td>
<td>3, 4</td>
</tr>
<tr>
<td></td>
<td>0.1400E+00</td>
<td>0.0000E+00</td>
<td>4, 4</td>
</tr>
<tr>
<td>.10000E+02</td>
<td>-1.0000E+00</td>
<td>0.0000E+00</td>
<td>1, 5</td>
</tr>
<tr>
<td></td>
<td>0.7000E+00</td>
<td>0.0000E+00</td>
<td>2, 5</td>
</tr>
<tr>
<td></td>
<td>0.1050E+00</td>
<td>0.0000E+00</td>
<td>3, 5</td>
</tr>
<tr>
<td></td>
<td>0.1400E+00</td>
<td>0.0000E+00</td>
<td>4, 5</td>
</tr>
<tr>
<td></td>
<td>0.1800E+00</td>
<td>0.0000E+00</td>
<td>5, 5</td>
</tr>
<tr>
<td>.12000E+02</td>
<td>-1.0000E+00</td>
<td>0.0000E+00</td>
<td>1, 6</td>
</tr>
<tr>
<td></td>
<td>0.7000E+00</td>
<td>0.0000E+00</td>
<td>2, 6</td>
</tr>
<tr>
<td></td>
<td>0.1050E+00</td>
<td>0.0000E+00</td>
<td>3, 6</td>
</tr>
<tr>
<td></td>
<td>0.1400E+00</td>
<td>0.0000E+00</td>
<td>4, 6</td>
</tr>
<tr>
<td></td>
<td>0.1800E+00</td>
<td>0.0000E+00</td>
<td>5, 6</td>
</tr>
<tr>
<td>.14000E+02</td>
<td>-1.0000E+00</td>
<td>0.0000E+00</td>
<td>1, 7</td>
</tr>
<tr>
<td></td>
<td>0.7000E+00</td>
<td>0.0000E+00</td>
<td>2, 7</td>
</tr>
<tr>
<td></td>
<td>0.1050E+00</td>
<td>0.0000E+00</td>
<td>3, 7</td>
</tr>
<tr>
<td></td>
<td>0.1400E+00</td>
<td>0.0000E+00</td>
<td>4, 7</td>
</tr>
<tr>
<td></td>
<td>0.1800E+00</td>
<td>0.0000E+00</td>
<td>5, 7</td>
</tr>
<tr>
<td>.16000E+02</td>
<td>-1.0000E+00</td>
<td>0.0000E+00</td>
<td>1, 8</td>
</tr>
<tr>
<td></td>
<td>0.7000E+00</td>
<td>0.0000E+00</td>
<td>2, 8</td>
</tr>
<tr>
<td></td>
<td>0.1050E+00</td>
<td>0.0000E+00</td>
<td>3, 8</td>
</tr>
<tr>
<td></td>
<td>0.1400E+00</td>
<td>0.0000E+00</td>
<td>4, 8</td>
</tr>
<tr>
<td></td>
<td>0.1800E+00</td>
<td>0.0000E+00</td>
<td>5, 8</td>
</tr>
<tr>
<td>.18000E+02</td>
<td>-1.0000E+00</td>
<td>0.0000E+00</td>
<td>1, 9</td>
</tr>
<tr>
<td></td>
<td>0.7000E+00</td>
<td>0.0000E+00</td>
<td>2, 9</td>
</tr>
<tr>
<td></td>
<td>0.1050E+00</td>
<td>0.0000E+00</td>
<td>3, 9</td>
</tr>
<tr>
<td></td>
<td>0.1400E+00</td>
<td>0.0000E+00</td>
<td>4, 9</td>
</tr>
<tr>
<td></td>
<td>0.1800E+00</td>
<td>0.0000E+00</td>
<td>5, 9</td>
</tr>
<tr>
<td>.20000E+02</td>
<td>-1.0000E+00</td>
<td>0.0000E+00</td>
<td>1, 10</td>
</tr>
<tr>
<td></td>
<td>0.7000E+00</td>
<td>0.0000E+00</td>
<td>2, 10</td>
</tr>
</tbody>
</table>

Table B-5 Tangential Drift Data (TNGDRF-1 of 2)
<table>
<thead>
<tr>
<th>Data Point</th>
<th>Drift Data</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>22000E+02</td>
<td>-10000E+00 -1.2000E+01</td>
<td>THGDtF-2</td>
</tr>
<tr>
<td>24000E+02</td>
<td>-10000E+00 -1.2000E+01</td>
<td>THGDtF-2</td>
</tr>
<tr>
<td>26000E+02</td>
<td>-10000E+00 -1.2000E+01</td>
<td>THGDtF-2</td>
</tr>
<tr>
<td>28000E+02</td>
<td>-10000E+00 -1.2000E+01</td>
<td>THGDtF-2</td>
</tr>
<tr>
<td>30000E+02</td>
<td>-10000E+00 -1.2000E+01</td>
<td>THGDtF-2</td>
</tr>
<tr>
<td>32000E+02</td>
<td>-10000E+00 -1.2000E+01</td>
<td>THGDtF-2</td>
</tr>
<tr>
<td>34000E+02</td>
<td>-10000E+00 -1.2000E+01</td>
<td>THGDtF-2</td>
</tr>
<tr>
<td>36000E+02</td>
<td>-10000E+00 -1.2000E+01</td>
<td>THGDtF-2</td>
</tr>
<tr>
<td>38000E+02</td>
<td>-10000E+00 -1.2000E+01</td>
<td>THGDtF-2</td>
</tr>
</tbody>
</table>

**END OF FUNCTION TABLE**

**Table B-5 (Cont'd) Tangential Drift Data (TNGDRF-2 of 2)**

B-9
APPENDIX C

HISC Documentation

- Schematics
- Circuit Card Layouts
- Wiring Lists
Figure C-3 Discrete In Module
Figure C-4 Breadboard Patch Panel Module
Figure C-7  Power Supply Card Layout

Figure C-8  Analog In Card Layout
Figure C-9  Discrete In Card Layout

Figure C-10  Breadboard Patch Panel Card Layout
Figure C-11 Breadboard I/O Card Layout

Figure C-12 Analog Out Card Layout
<table>
<thead>
<tr>
<th>Signal</th>
<th>HISC Connector Pin No.</th>
<th>Cable Connector Pin No.</th>
<th>1W6 Connector Pin No.</th>
<th>Breadboard Connector Pin No.</th>
<th>Front Pin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Precession Coil</td>
<td>P6 - 3</td>
<td>P98 - 34</td>
<td>J98 - 34</td>
<td></td>
<td>31</td>
</tr>
<tr>
<td>Cage Coil</td>
<td>4</td>
<td>6</td>
<td>8</td>
<td></td>
<td>32</td>
</tr>
<tr>
<td>Sec. Reference</td>
<td>5</td>
<td>5</td>
<td>12</td>
<td></td>
<td>13</td>
</tr>
<tr>
<td>UV Preamp</td>
<td>6</td>
<td>6</td>
<td>8</td>
<td></td>
<td>16</td>
</tr>
<tr>
<td>Signal Return 1</td>
<td>7</td>
<td>7</td>
<td>28</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Gyro Drive</td>
<td>9</td>
<td>9</td>
<td>16</td>
<td></td>
<td>33</td>
</tr>
<tr>
<td>IR AGC 1</td>
<td>13</td>
<td>13</td>
<td>20</td>
<td></td>
<td>40</td>
</tr>
<tr>
<td>Precession Return</td>
<td>22</td>
<td>22</td>
<td>36</td>
<td></td>
<td>42</td>
</tr>
<tr>
<td>Gyro Reference</td>
<td>23</td>
<td>23</td>
<td>26</td>
<td></td>
<td>10</td>
</tr>
<tr>
<td>IR Preamp</td>
<td>24</td>
<td>24</td>
<td>4</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Preamp Return</td>
<td>25</td>
<td>25</td>
<td>24</td>
<td></td>
<td>21</td>
</tr>
<tr>
<td>Secondary Drive</td>
<td>28</td>
<td>28</td>
<td>14</td>
<td></td>
<td>36</td>
</tr>
<tr>
<td>IR AGC 2</td>
<td>32</td>
<td>32</td>
<td>10</td>
<td></td>
<td>42</td>
</tr>
<tr>
<td>Timer Start</td>
<td>1</td>
<td>1</td>
<td>J99 - 6</td>
<td></td>
<td>76</td>
</tr>
<tr>
<td>Buffered Cage Coil</td>
<td>2</td>
<td>2</td>
<td>10</td>
<td></td>
<td>18</td>
</tr>
<tr>
<td>Signal Return 3</td>
<td>8</td>
<td>8</td>
<td>30</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>Guidance Command</td>
<td>10</td>
<td>10</td>
<td>36</td>
<td></td>
<td>26</td>
</tr>
<tr>
<td>UV Preamp/Pulse Amp</td>
<td>11</td>
<td>11</td>
<td>4</td>
<td></td>
<td>14</td>
</tr>
<tr>
<td>TE Pulses/IR Threshold</td>
<td>12</td>
<td>12</td>
<td>28</td>
<td></td>
<td>43</td>
</tr>
<tr>
<td>TAG/AGC Control</td>
<td>20</td>
<td>20</td>
<td>26</td>
<td></td>
<td>19</td>
</tr>
<tr>
<td>Cage-In</td>
<td>21</td>
<td>P75</td>
<td>None</td>
<td></td>
<td>75</td>
</tr>
<tr>
<td>Wing Erect Control</td>
<td>27</td>
<td>P99 - 34</td>
<td>J99 - 34</td>
<td></td>
<td>48</td>
</tr>
<tr>
<td>IR Preamp/</td>
<td>29</td>
<td>29</td>
<td>24</td>
<td></td>
<td>29</td>
</tr>
<tr>
<td>+ Pulse Amp</td>
<td>30</td>
<td>30</td>
<td>14</td>
<td></td>
<td>16</td>
</tr>
<tr>
<td>UV Threshold</td>
<td>31</td>
<td>31</td>
<td>12</td>
<td></td>
<td>27</td>
</tr>
</tbody>
</table>

Table C-1  ERA/HISC Cable (1W6) Wiring List
<table>
<thead>
<tr>
<th>SIGNAL</th>
<th>CABLE 1W4</th>
<th>CABLE 2W4</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUTDIS</td>
<td>U90 Edge</td>
<td>Wire Color</td>
</tr>
<tr>
<td></td>
<td>Wire #</td>
<td>Color</td>
</tr>
<tr>
<td>0 + *</td>
<td>1</td>
<td>White</td>
</tr>
<tr>
<td>0 -</td>
<td>A</td>
<td>Green</td>
</tr>
<tr>
<td>1 +</td>
<td>D</td>
<td>Blue</td>
</tr>
<tr>
<td>1 -</td>
<td>4</td>
<td>White</td>
</tr>
<tr>
<td>2 +</td>
<td>B</td>
<td>Red</td>
</tr>
<tr>
<td>2 -</td>
<td>2</td>
<td>Orange</td>
</tr>
<tr>
<td>3 +</td>
<td>C</td>
<td>Blue</td>
</tr>
<tr>
<td>3 -</td>
<td>3</td>
<td>Green</td>
</tr>
<tr>
<td>4 +</td>
<td>F</td>
<td>Black</td>
</tr>
<tr>
<td>4 -</td>
<td>6</td>
<td>White</td>
</tr>
<tr>
<td>5 +</td>
<td>M</td>
<td>Green</td>
</tr>
<tr>
<td>5 -</td>
<td>11</td>
<td>Yellow</td>
</tr>
<tr>
<td>6 +</td>
<td>J</td>
<td>Red</td>
</tr>
<tr>
<td>6 -</td>
<td>8</td>
<td>Brown</td>
</tr>
<tr>
<td>7 +</td>
<td>K</td>
<td>Green</td>
</tr>
<tr>
<td>7 -</td>
<td>9</td>
<td>Black</td>
</tr>
<tr>
<td>8 +</td>
<td>F</td>
<td>Brown</td>
</tr>
<tr>
<td>8 -</td>
<td>13</td>
<td>Green</td>
</tr>
<tr>
<td>9 +</td>
<td>U</td>
<td>Red</td>
</tr>
<tr>
<td>9 -</td>
<td>17</td>
<td>Black</td>
</tr>
<tr>
<td>10 +</td>
<td>R</td>
<td>Blue</td>
</tr>
<tr>
<td>10 -</td>
<td>14</td>
<td>Black</td>
</tr>
<tr>
<td>11 +</td>
<td>S</td>
<td>Orange</td>
</tr>
<tr>
<td>11 -</td>
<td>15</td>
<td>Black</td>
</tr>
<tr>
<td>12 +</td>
<td>V</td>
<td>Brown</td>
</tr>
<tr>
<td>12 -</td>
<td>18</td>
<td>Black</td>
</tr>
<tr>
<td>13 +</td>
<td>Z</td>
<td>Blue</td>
</tr>
<tr>
<td>13 -</td>
<td>22</td>
<td>Red</td>
</tr>
<tr>
<td>14 +</td>
<td>W</td>
<td>Black</td>
</tr>
<tr>
<td>14 -</td>
<td>19</td>
<td>Yellow</td>
</tr>
<tr>
<td>15 +</td>
<td>X</td>
<td>Green</td>
</tr>
<tr>
<td>15' -</td>
<td>20</td>
<td>Red</td>
</tr>
</tbody>
</table>

* twisted pairs

Table C-2 Discrete Cable (1W4) Wiring List
<table>
<thead>
<tr>
<th>Signal Analog Connector #</th>
<th>EAI Connector Pin #</th>
<th>Wire Color</th>
<th>Wire Color</th>
<th>Connector J2 or J3 Pin #</th>
<th>Connector P2 or P3 Pin #</th>
<th>A9 or All Pin #</th>
</tr>
</thead>
<tbody>
<tr>
<td>0+</td>
<td>1-A</td>
<td>Yellow</td>
<td>Yellow</td>
<td>1</td>
<td>1</td>
<td>22</td>
</tr>
<tr>
<td>0-</td>
<td>1-C</td>
<td>Red</td>
<td>Red</td>
<td>20</td>
<td>20</td>
<td>Y</td>
</tr>
<tr>
<td>1+</td>
<td>1-L</td>
<td>Red</td>
<td>Red</td>
<td>2</td>
<td>2</td>
<td>21</td>
</tr>
<tr>
<td>1-</td>
<td>1-N</td>
<td>White</td>
<td>White</td>
<td>21</td>
<td>21</td>
<td>X</td>
</tr>
<tr>
<td>2+</td>
<td>1-U</td>
<td>Blue</td>
<td>Blue</td>
<td>3</td>
<td>3</td>
<td>20</td>
</tr>
<tr>
<td>2-</td>
<td>1-X</td>
<td>Black</td>
<td>Black</td>
<td>22</td>
<td>22</td>
<td>W</td>
</tr>
<tr>
<td>3+</td>
<td>1-B</td>
<td>Brown</td>
<td>Brown</td>
<td>4</td>
<td>4</td>
<td>19</td>
</tr>
<tr>
<td>3-</td>
<td>1-E</td>
<td>Red</td>
<td>Red</td>
<td>23</td>
<td>23</td>
<td>V</td>
</tr>
<tr>
<td>4+</td>
<td>1-M</td>
<td>Black</td>
<td>Black</td>
<td>5</td>
<td>5</td>
<td>18</td>
</tr>
<tr>
<td>4-</td>
<td>1-R</td>
<td>Green</td>
<td>Green</td>
<td>24</td>
<td>24</td>
<td>U</td>
</tr>
<tr>
<td>5+</td>
<td>1-W</td>
<td>Blue</td>
<td>Blue</td>
<td>6</td>
<td>6</td>
<td>17</td>
</tr>
<tr>
<td>5-</td>
<td>1-Y</td>
<td>Red</td>
<td>Red</td>
<td>25</td>
<td>25</td>
<td>T</td>
</tr>
<tr>
<td>6+</td>
<td>2-A</td>
<td>Green</td>
<td>Green</td>
<td>7</td>
<td>7</td>
<td>16</td>
</tr>
<tr>
<td>6-</td>
<td>2-C</td>
<td>Red</td>
<td>Red</td>
<td>26</td>
<td>26</td>
<td>S</td>
</tr>
<tr>
<td>7+</td>
<td>2-L</td>
<td>Black</td>
<td>Black</td>
<td>8</td>
<td>8</td>
<td>15</td>
</tr>
<tr>
<td>7-</td>
<td>2-N</td>
<td>White</td>
<td>White</td>
<td>27</td>
<td>27</td>
<td>R</td>
</tr>
<tr>
<td>8+</td>
<td>2-U</td>
<td>Black</td>
<td>Black</td>
<td>9</td>
<td>9</td>
<td>14</td>
</tr>
<tr>
<td>8-</td>
<td>2-X</td>
<td>Brown</td>
<td>Brown</td>
<td>28</td>
<td>28</td>
<td>F</td>
</tr>
<tr>
<td>9+</td>
<td>2-B</td>
<td>Orange</td>
<td>Orange</td>
<td>10</td>
<td>10</td>
<td>13</td>
</tr>
<tr>
<td>9-</td>
<td>2-E</td>
<td>Red</td>
<td>Red</td>
<td>29</td>
<td>29</td>
<td>N</td>
</tr>
<tr>
<td>10+</td>
<td>2-M</td>
<td>Yellow</td>
<td>Yellow</td>
<td>11</td>
<td>11</td>
<td>12</td>
</tr>
<tr>
<td>10-</td>
<td>2-R</td>
<td>Black</td>
<td>Black</td>
<td>30</td>
<td>30</td>
<td>M</td>
</tr>
<tr>
<td>11+</td>
<td>2-W</td>
<td>Red</td>
<td>Red</td>
<td>12</td>
<td>12</td>
<td>11</td>
</tr>
<tr>
<td>11-</td>
<td>2-Y</td>
<td>Black</td>
<td>Black</td>
<td>31</td>
<td>31</td>
<td>L</td>
</tr>
<tr>
<td>12+</td>
<td>3-A</td>
<td>Green</td>
<td>Green</td>
<td>13</td>
<td>13</td>
<td>10</td>
</tr>
<tr>
<td>12-</td>
<td>3-C</td>
<td>White</td>
<td>White</td>
<td>32</td>
<td>32</td>
<td>K</td>
</tr>
<tr>
<td>13+</td>
<td>3-L</td>
<td>Green</td>
<td>Green</td>
<td>14</td>
<td>14</td>
<td>9</td>
</tr>
<tr>
<td>13-</td>
<td>3-N</td>
<td>Yellow</td>
<td>Yellow</td>
<td>33</td>
<td>33</td>
<td>J</td>
</tr>
<tr>
<td>14+</td>
<td>3-U</td>
<td>Brown</td>
<td>Brown</td>
<td>15</td>
<td>15</td>
<td>8</td>
</tr>
<tr>
<td>14-</td>
<td>3-X</td>
<td>Green</td>
<td>Green</td>
<td>34</td>
<td>34</td>
<td>H</td>
</tr>
<tr>
<td>15+</td>
<td>3-B</td>
<td>Green</td>
<td>Green</td>
<td>16</td>
<td>16</td>
<td>7</td>
</tr>
<tr>
<td>15-</td>
<td>3-E</td>
<td>Blue</td>
<td>Blue</td>
<td>35</td>
<td>35</td>
<td>F</td>
</tr>
</tbody>
</table>

**Table C-3  Analog Cables (1W2 and 2W2 or 1W3 and 2W3) Wiring List**

**Note:** All cables are shielded twisted pair cables. All shields are tied together at J2 or J3 and connected to pin 37 of J2 or J3 respectively. Pin 37 of P2 or P3 and all shields at P2 or P3 are tied together and connected to common.
APPENDIX D

Trunk Listings
<table>
<thead>
<tr>
<th>Source</th>
<th>Variable/Unit:</th>
<th>Trunk</th>
<th>Trunk</th>
<th>Destination</th>
<th>Variable/Scaling</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAC(0)</td>
<td>Empty</td>
<td>W10</td>
<td>V3B</td>
<td>TR541</td>
<td>YAW/50 deg</td>
</tr>
<tr>
<td>DAC(1)</td>
<td>YAWO/rad:1.146</td>
<td>W101</td>
<td>V3B1</td>
<td>TR542</td>
<td>RL/3 deg</td>
</tr>
<tr>
<td>DAC(2)</td>
<td>LRNO/rad:19.1</td>
<td>W102</td>
<td>V3B2</td>
<td>TR543</td>
<td>WR/3 deg</td>
</tr>
<tr>
<td>DAC(3)</td>
<td>WRNO/rad:19.1</td>
<td>W103</td>
<td>V3B3</td>
<td>TR544</td>
<td></td>
</tr>
<tr>
<td>DAC(4)</td>
<td>Empty</td>
<td></td>
<td></td>
<td>TR545</td>
<td></td>
</tr>
<tr>
<td>DAC(5)</td>
<td>RPO/rad/sec:22918</td>
<td>W105</td>
<td>V3B5</td>
<td>TR551</td>
<td>R/250 deg/sec</td>
</tr>
<tr>
<td>DAC(6)</td>
<td>FFIO/rad/sec:00286</td>
<td>W106</td>
<td>V3B6</td>
<td>TR552</td>
<td>P/-20,000 deg/sec</td>
</tr>
<tr>
<td>DAC(7)</td>
<td>BGDOTO/none:.5</td>
<td>W107</td>
<td>V3B7</td>
<td>TR553</td>
<td>BGDOT/2</td>
</tr>
<tr>
<td>DAC(8)</td>
<td>ALPHA0/rad:2.865</td>
<td>W108</td>
<td>V3B8</td>
<td>TC540</td>
<td>same/20 deg</td>
</tr>
<tr>
<td>DAC(9)</td>
<td>UPIO/ft/sec:000333</td>
<td>W109</td>
<td>V3B9</td>
<td>TC541</td>
<td>same/3000 ft</td>
</tr>
<tr>
<td>DAC(10)</td>
<td>DUPIO/ft/sec:0.0005</td>
<td>W10A</td>
<td>V3BA</td>
<td>TC542</td>
<td>same/2000 ft/sec</td>
</tr>
<tr>
<td>DAC(11)</td>
<td>VPO/ft/sec:001</td>
<td>W10B</td>
<td>V3BB</td>
<td>TC543</td>
<td>same/1000 ft/sec</td>
</tr>
<tr>
<td>DAC(12)</td>
<td>WPO/ft/sec:001</td>
<td>W10C</td>
<td>V3BC</td>
<td>TC550</td>
<td>same/1000 ft/sec</td>
</tr>
<tr>
<td>DAC(13)</td>
<td>RPTCH0/rad/sec:1.146</td>
<td>W10D</td>
<td>V3BD</td>
<td>TC551</td>
<td>same/50 deg/sec</td>
</tr>
<tr>
<td>DAC(14)</td>
<td>RTYAWO/rad/sec:1.146</td>
<td>W10E</td>
<td>V3BE</td>
<td>TC552</td>
<td>same/50 deg/sec</td>
</tr>
<tr>
<td>DAC(15)</td>
<td>SIGDYO/rad/sec:1.0</td>
<td>W10F</td>
<td>V3BF</td>
<td>TC553</td>
<td>same/1 rad/sec</td>
</tr>
</tbody>
</table>

Table D-1 CDC 6600 DAC(1) Outputs to EAI-781
<table>
<thead>
<tr>
<th>Source</th>
<th>Variable/Unit:</th>
<th>Trunk</th>
<th>Trunk</th>
<th>Destination</th>
<th>Variable/Scaling</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAC(2)</td>
<td>Scale Factor</td>
<td>W11</td>
<td>V36</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MDAC (0)</td>
<td>EFF10/rad:57.3</td>
<td>W110</td>
<td>V360</td>
<td>TR400</td>
<td>EPSQY1/1 deg</td>
</tr>
<tr>
<td>MDAC (1)</td>
<td>SIGDZO/rad/sec:1.0</td>
<td>W111</td>
<td>V361</td>
<td>TR401</td>
<td>same/1 rad/sec</td>
</tr>
<tr>
<td>MDAC (2)</td>
<td>EFF10/rad:57.3</td>
<td>W112</td>
<td>V362</td>
<td>TR402</td>
<td>EPSQZ1/1 deg</td>
</tr>
<tr>
<td>MDAC (3)</td>
<td>RNGF10/none:1.0</td>
<td>W113</td>
<td>V363</td>
<td>TR403</td>
<td>SNRNG1/1</td>
</tr>
<tr>
<td>MDAC (4)</td>
<td>Empty</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MDAC (5)</td>
<td>Empty</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MDAC (6)</td>
<td>RCSQO/rad^2:13132.0</td>
<td>W116</td>
<td>V366</td>
<td>TR412</td>
<td>PCSQO/1.25 deg^2</td>
</tr>
<tr>
<td>MDAC (7)</td>
<td>PITCHC/rad:1.146</td>
<td>W117</td>
<td>V367</td>
<td>TR413</td>
<td>PITCH/50 deg</td>
</tr>
<tr>
<td>MDAC (8)</td>
<td>CEG/none:1.0</td>
<td>W118</td>
<td>V368</td>
<td>TG400</td>
<td>ASPANG/1</td>
</tr>
<tr>
<td>MDAC (9)</td>
<td>EFTO/rad:28.648</td>
<td>W119</td>
<td>V369</td>
<td>TG401</td>
<td>EPSIZT/2 deg</td>
</tr>
<tr>
<td>MDAC (10)</td>
<td>EFTO/rad:28.648</td>
<td>W11A</td>
<td>V36A</td>
<td>TG402</td>
<td>EPSIYT/2 deg</td>
</tr>
<tr>
<td>MDAC (11)</td>
<td>LTRO/rad:19.1</td>
<td>W11B</td>
<td>V36B</td>
<td>TG403</td>
<td>L/3 deg</td>
</tr>
<tr>
<td>MDAC (12)</td>
<td>WTRD/rad:57.3</td>
<td>W11C</td>
<td>V36C</td>
<td>TG410</td>
<td>W/1 deg</td>
</tr>
<tr>
<td>MDAC (13)</td>
<td>TRPO/rad:2864</td>
<td>W11D</td>
<td>V36D</td>
<td>TG411</td>
<td>THR/200 deg</td>
</tr>
<tr>
<td>MDAC (14)</td>
<td>RANGE0/none:1.0</td>
<td>W11E</td>
<td>V36E</td>
<td>TG412</td>
<td>N RANGE/1</td>
</tr>
<tr>
<td>MDAC (15)</td>
<td>QPO/rad:22918</td>
<td>W11F</td>
<td>V36F</td>
<td>TG413</td>
<td>Q/250 deg/sec</td>
</tr>
</tbody>
</table>

Table D-2  CDC 6600 DAC(2) Outputs to EAI-781
<table>
<thead>
<tr>
<th>Source</th>
<th>Variable/Scaling</th>
<th>Trunk V 38</th>
<th>Trunk W 43</th>
<th>Destination</th>
<th>Variable</th>
</tr>
</thead>
<tbody>
<tr>
<td>TR440</td>
<td>Empty</td>
<td>V381</td>
<td>W431</td>
<td>A9-21</td>
<td>Cage Coil</td>
</tr>
<tr>
<td>TR441</td>
<td>Cage/2000</td>
<td>V382</td>
<td>W432</td>
<td>A9-20</td>
<td>Gyro Reference</td>
</tr>
<tr>
<td>TR442</td>
<td>RCCMOD/8.5</td>
<td>V383</td>
<td>W433</td>
<td>A9-19</td>
<td>Secondary Reference</td>
</tr>
<tr>
<td>TR443</td>
<td>SECC01/5</td>
<td>V384</td>
<td>W434</td>
<td>A9-17</td>
<td>X-Rosette</td>
</tr>
<tr>
<td>TR450</td>
<td>XROSET/1</td>
<td>V385</td>
<td>W435</td>
<td>A9-18</td>
<td>Y-Rosette</td>
</tr>
</tbody>
</table>

Table D-3 EAI-781 Outputs to HISC

<table>
<thead>
<tr>
<th>Source</th>
<th>Variable/Scaling</th>
<th>Trunk V3A</th>
<th>Trunk W00</th>
<th>Destination</th>
<th>Variable/Unit: Scale Factor</th>
</tr>
</thead>
<tbody>
<tr>
<td>TR520</td>
<td>WINGD/1 rad</td>
<td>V3A0</td>
<td>W000</td>
<td>ADC S/H (0)</td>
<td>DWINAT/rad: 1.0</td>
</tr>
<tr>
<td>TR521</td>
<td>THEG/50 deg</td>
<td>V3A1</td>
<td>W001</td>
<td>ADC S/H (1)</td>
<td>THEG/rad: 0.8726</td>
</tr>
<tr>
<td>TR522</td>
<td>PSIG/50 deg</td>
<td>V3A2</td>
<td>W002</td>
<td>ADC S/H (2)</td>
<td>PSIG/rad: 0.8726</td>
</tr>
<tr>
<td>TR523</td>
<td>PT/200 deg</td>
<td>V3A3</td>
<td>W003</td>
<td>ADC S/H (3)</td>
<td>PHI/rad: 3.49</td>
</tr>
<tr>
<td>TR530</td>
<td>SINPT/1</td>
<td>V3A4</td>
<td>W004</td>
<td>ADC S/H (4)</td>
<td>PHI/none: 1.0</td>
</tr>
<tr>
<td>TR531</td>
<td>COSPT/1</td>
<td>V3A5</td>
<td>W005</td>
<td>ADC S/H (5)</td>
<td>PHI/none: 1.0</td>
</tr>
</tbody>
</table>

Table D-4 EAI-781 Outputs to CDC 6600 ADC(1)
<table>
<thead>
<tr>
<th>Source</th>
<th>Variable/Scaling</th>
<th>Trunk V30</th>
<th>Trunk V20</th>
<th>Destination</th>
<th>Variable</th>
</tr>
</thead>
<tbody>
<tr>
<td>TG200</td>
<td>PPRIME/18</td>
<td>V306</td>
<td>V208</td>
<td>MV00</td>
<td>X(IN)</td>
</tr>
<tr>
<td>TG201</td>
<td>BTACT/50</td>
<td>V309</td>
<td>V209</td>
<td>MV00</td>
<td>Y(IN)</td>
</tr>
<tr>
<td>TG202</td>
<td>PPRIME/18</td>
<td>V30A</td>
<td>V20A</td>
<td>MV00</td>
<td>Z(IN)</td>
</tr>
<tr>
<td>TG203</td>
<td>BTACT/50</td>
<td>V30B</td>
<td>V20B</td>
<td>MV00</td>
<td>W(IN)</td>
</tr>
<tr>
<td>TG210</td>
<td>NRANGE/1</td>
<td>V30C</td>
<td>V20C</td>
<td>MV01</td>
<td>X(IN)</td>
</tr>
<tr>
<td>TG211</td>
<td>ASPANG/1</td>
<td>V30D</td>
<td>V20D</td>
<td>MV01</td>
<td>Y(IN)</td>
</tr>
<tr>
<td>TG212</td>
<td>NRANGE/1</td>
<td>V30E</td>
<td>V20E</td>
<td>MV01</td>
<td>Z(IN)</td>
</tr>
<tr>
<td>TG213</td>
<td>ASPANG/1</td>
<td>V30F</td>
<td>V20F</td>
<td>MV01</td>
<td>W(IN)</td>
</tr>
</tbody>
</table>

Table D-5  EAI-781 Outputs to MVFG (0,1)

<table>
<thead>
<tr>
<th>Source</th>
<th>Variable</th>
<th>Trunk V21</th>
<th>Trunk V31</th>
<th>Destination</th>
<th>Variable/Scaling</th>
</tr>
</thead>
<tbody>
<tr>
<td>MV00</td>
<td>F1(X,Y)</td>
<td>V210</td>
<td>V310</td>
<td>TR220</td>
<td>RADEF/1</td>
</tr>
<tr>
<td>MV00</td>
<td>F1(Z,W)</td>
<td>V216</td>
<td>V316</td>
<td>TR222</td>
<td>TNDRF/1</td>
</tr>
<tr>
<td>MV01</td>
<td>F1(X,Y)</td>
<td>V218</td>
<td>V318</td>
<td>TG220</td>
<td>TRMOD/1</td>
</tr>
<tr>
<td>MV01</td>
<td>F1(Z,W)</td>
<td>V21E</td>
<td>V31E</td>
<td>TG222</td>
<td>FUV86/1</td>
</tr>
</tbody>
</table>

D-6  MVFG (0,1) Outputs to EAI-781
<table>
<thead>
<tr>
<th>Source</th>
<th>Variable/Scaling</th>
<th>Trunk V33</th>
<th>Trunk V26</th>
<th>Destination</th>
<th>Variable</th>
</tr>
</thead>
<tbody>
<tr>
<td>TG300</td>
<td>M RANGEO/1</td>
<td>V338</td>
<td>V268</td>
<td>MV06 X(IN)</td>
<td>X(IN)</td>
</tr>
<tr>
<td>TG301</td>
<td>ASPANGC/1</td>
<td>V339</td>
<td>V269</td>
<td>MV06 Y(IN)</td>
<td>Y(IN)</td>
</tr>
<tr>
<td>TG302</td>
<td>SHRNGO/1</td>
<td>V33A</td>
<td>V26A</td>
<td>MV06 Z(IN)</td>
<td>Z(IN)</td>
</tr>
<tr>
<td>TG303</td>
<td>ASPANGC/1</td>
<td>V33B</td>
<td>V26B</td>
<td>MV06 W(IN)</td>
<td>W(IN)</td>
</tr>
</tbody>
</table>

Table D-7  EAI-781 Outputs to MVFG (6,7)

<table>
<thead>
<tr>
<th>Source</th>
<th>Variable</th>
<th>Trunk V27</th>
<th>Trunk V34</th>
<th>Destination</th>
<th>Variable/Scaling</th>
</tr>
</thead>
<tbody>
<tr>
<td>MV06</td>
<td>F1(X,Y)</td>
<td>V270</td>
<td>V340</td>
<td>TR320</td>
<td>FIRRT/1</td>
</tr>
<tr>
<td>MV06</td>
<td>F1(Z,W)</td>
<td>V276</td>
<td>V346</td>
<td>TR322</td>
<td>FLRINT/1</td>
</tr>
</tbody>
</table>

Table D-8  MVFG (6,7) Outputs to EAI-781

<table>
<thead>
<tr>
<th>Source HISC</th>
<th>Variable</th>
<th>Trunk V43</th>
<th>Trunk V39</th>
<th>Destination</th>
<th>Variable/Scaling</th>
</tr>
</thead>
<tbody>
<tr>
<td>A11-22</td>
<td>Empty</td>
<td>V431</td>
<td>V391</td>
<td>TR501</td>
<td>EEWICD/25</td>
</tr>
<tr>
<td>A11-21</td>
<td>Wing Command</td>
<td>V432</td>
<td>V392</td>
<td>TR502</td>
<td>PRECMD/20</td>
</tr>
<tr>
<td>A11-20</td>
<td>Precession</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table D-9  HISC Outputs to EAI-781
<table>
<thead>
<tr>
<th>Source</th>
<th>Variable</th>
<th>Trunk V83</th>
<th>Trunk U90</th>
<th>Destination</th>
<th>Variable</th>
</tr>
</thead>
<tbody>
<tr>
<td>TG16</td>
<td>CLRBB</td>
<td>V830</td>
<td>U900</td>
<td>A6-22,Y</td>
<td>Clear</td>
</tr>
<tr>
<td>TG17</td>
<td>GACBB</td>
<td>V831</td>
<td>U901</td>
<td>A6-21,X</td>
<td>Cage</td>
</tr>
<tr>
<td>TG18</td>
<td>LNCHBB</td>
<td>V832</td>
<td>U902</td>
<td>A6-20,W</td>
<td>Launch</td>
</tr>
<tr>
<td>TG19</td>
<td>OSCON</td>
<td>V833</td>
<td>U903</td>
<td>A6-19,V</td>
<td>Run Oscillograph</td>
</tr>
</tbody>
</table>

Table D-10 EAI-781 Logic Outputs to HISC

<table>
<thead>
<tr>
<th>Source</th>
<th>Variable</th>
<th>Trunk V81</th>
<th>Trunk W52</th>
<th>Destination</th>
<th>Variable</th>
</tr>
</thead>
<tbody>
<tr>
<td>TG12</td>
<td>ABORT</td>
<td>V81C</td>
<td>W52C</td>
<td>IDS SENSE LINE (12)</td>
<td></td>
</tr>
<tr>
<td>TG13</td>
<td>FOVLIN</td>
<td>V81D</td>
<td>W52D</td>
<td>IDS SENSE LINE (13)</td>
<td>INDIS</td>
</tr>
<tr>
<td>TG14</td>
<td>Empty</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TG15</td>
<td>ALINIT</td>
<td>V81F</td>
<td>W52F</td>
<td>IDS SENSE LINE (15)</td>
<td></td>
</tr>
</tbody>
</table>

Table D-11 EAI-781 Logic Outputs to CDC 6600 Input Discretes
<table>
<thead>
<tr>
<th>Source</th>
<th>Variable</th>
<th>Trunk</th>
<th>Trunk</th>
<th>Destination</th>
<th>Variable</th>
</tr>
</thead>
<tbody>
<tr>
<td>ODS Control Line 0</td>
<td></td>
<td>W62</td>
<td>V80</td>
<td>T02</td>
<td>Empty</td>
</tr>
<tr>
<td>ODS Control Line 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Empty</td>
</tr>
<tr>
<td>ODS Control Line 2</td>
<td></td>
<td>W622</td>
<td>V802</td>
<td></td>
<td>LSON1</td>
</tr>
<tr>
<td>ODS Control Line 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Empty</td>
</tr>
<tr>
<td>ODS Control Line 4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Empty</td>
</tr>
<tr>
<td>ODS Control Line 5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Empty</td>
</tr>
<tr>
<td>ODS Control Line 6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Empty</td>
</tr>
<tr>
<td>ODS Control Line 7</td>
<td></td>
<td></td>
<td></td>
<td>OUTDIS</td>
<td>Empty</td>
</tr>
<tr>
<td>ODS Control Line 8</td>
<td></td>
<td>W628</td>
<td>V808</td>
<td>T08</td>
<td>CLEAR</td>
</tr>
<tr>
<td>ODS Control Line 9</td>
<td></td>
<td>W629</td>
<td>V809</td>
<td>T09</td>
<td>RUNOSC</td>
</tr>
<tr>
<td>ODS Control Line 10</td>
<td></td>
<td>W62A</td>
<td>V80A</td>
<td>T010</td>
<td>UNCAGE</td>
</tr>
<tr>
<td>ODS Control Line 11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Empty</td>
</tr>
<tr>
<td>ODS Control Line 12</td>
<td></td>
<td>W62C</td>
<td>V80C</td>
<td>T012</td>
<td>STOP</td>
</tr>
<tr>
<td>ODS Control Line 13</td>
<td></td>
<td>W62D</td>
<td>V80D</td>
<td>T013</td>
<td>BORECLR</td>
</tr>
<tr>
<td>ODS Control Line 14</td>
<td></td>
<td>W62E</td>
<td>V80E</td>
<td>T014</td>
<td>LAUNCH</td>
</tr>
<tr>
<td>ODS Control Line 15</td>
<td></td>
<td>W62F</td>
<td>V80F</td>
<td>T015</td>
<td>INITLZ</td>
</tr>
</tbody>
</table>

Table D-12  CDC 6600 Logic Output Discretes to EAI-781
APPENDIX E

Tektronix 8002a EBA Diagnostic Programs
(Flowcharts, Command Files, and Program Listings)
- PROM Memory to 8002a Memory Transfer
- PROM Memory Verification Against 8002a Diskette File
- Synthesized Error Signal DACs' Tests
- Automatic Gain Control (AGC) Tests
- RAM Memory Tests
Figure E-1  KBA PROM Memory to 8002a Memory Transfer Diagnostic Program
This is a routine to transfer
from memory from the bread board
to the 8002a. To run the program
the following parameters must be
passed to the program:

1> The last address of the PROM
    to be copied
2> The first address of RAM to
    be copied to

To pass the arguments, type the
following:

INS2TX/1 [LAST ADD PROM] [FIRST ADD RAM]

"INS2TX"-routine to pass arguments and
execute "XFERMF;0/1".

PATCH FFFC $1$2
LOAD XFERMF;0/1
EM 1
DEB
RES
* transfer now active
GO 8000
This routine transfers the contents of the PROMs on wafer #5 to an area in memory, with an automatic verification sequence, for transferral to a disk file. The following parameters must be passed by the user:

<table>
<thead>
<tr>
<th>MEMORY ADDRESS</th>
<th>PARAMETER</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFFC</td>
<td>The last address of ROM (breadboard) routine program</td>
</tr>
<tr>
<td>FFFE</td>
<td>First address of RAM to copy ROMs to</td>
</tr>
</tbody>
</table>

The routine returns with the following if the verification was a success:
1. "AA" is displayed on "WS WRITE" and "IR ARC" display panels, may be "X0" in some degenerate cases (OK though)
2. The D line will be set at a constant 5 volts. This may be monitored on pin 57 of the breadboard front panel

The routine assumes that the first address of ROM is 0000, the PROMs to be verified against should be in wafer #5 PROM slots

```
BGN
DIS
BYTE
 00H
LDI
 00F0H
PLO
RA
LDI
 000
PHI
R4
PLO
R4
RED
SEX
  R4
LDI
 00F0H
PHI
R1
PHA
R2
PHA
  R4
LDI
 00F0H
PLO
R1
LDI
 00F0H
PLO
R2
LDI
R1
INC
R3
INC
R1
INC
R1
PLO
R3
PLO
R4
READ
SEX
R4
LDI
R4
WRITE
OUT
7
DEC
R4
STR
R7
VERIF
LDN
R3
SHI
SM
ERR
E0H
LDI
E0H
ADJ
00H
LDI
00F0H
PLO
R2
BEQ
R2
SHI
R4
BNZ
ZERO
INC
R2
SLO
R4
BNZ
ZERO
```
SH    ZERO
SH2   ZERO
SHF   FINE
BR    FINE
ZEO   LDI  800M
AD0   R00
INC   R1
INC   R3
INC   R4
BR    READ
FINE  SEX   RO
OUTS  OUT  7
BYTE  OAAH  ; OUTPUT BYTE OF WS DISPLAY
SEG   7
"WS WRITE" DISPLAY WILL HAVE "AA" IF SUCCESSFUL VERIFY
OUT   2  ; ISO WILL "UV ABC"
BYTE  OAAH  ; TO UV ADC
BR    OUTS  ; LOOP FOREVER (0 SET, SUCCESS
ERR   SEX   R4
SHI   R4
STR   RA
INC   RA
GLO   RA
STR   RA
ERR   SEX   RO
3E0   0=50% DUTY CYCLE IF NOT SUCCESSFUL
NOP
NOP
NOP
SEX   R4  ; POINT TO BAD BYTE
OUT   3  ; UV ABC=BAD BYTE
SEX   R4
SEX   RO
OUT   2  ; "UV ABC" DISPLAYS "EE" IF NOT SUCCESSFUL
BYTE  0EEH  ; ERROR MESSAGE
OUT   7  ; ISO DOES "WS WRITE"
BYTE  0EEH
AEO
BR    ERI
END   BGM
Figure E-2  ESA PROM Memory Verification Against 8002
Diskette File Diagnostic Program

E-5
THIS IS A ROUTINE WHICH VERIFIES AN
EXISTING DISK FILE AGAINST THE CON-
TENTS OF THE PROMS IN THE WAFER #5
PROM SOCKETS. THE PROGRAM REQUIRES
THE EMULATOR TO BE ATTACHED TO THE
PROCESSOR SOCKET OF WAFER 5.
THE FOLLOWING PARAMETERS MUST BE PAS-
SED TO THE PROGRAM:
1> FILE NAME OF EXISTING FETCH FILE
TO VERIFY AGAINST
2> LAST ADDRESS OF PROM TO BE CHECKED
3> FIRST ADDRESS OF RAM TO VERIFY
TO PASS THESE ARGUMENTS, TYPE:
INS2VF/1 [NAME] [LST ADD] [FIRST ADD RAM]

"INS2VF" VERIFY FILE ROUTINE
FETCH $1
PATCH E0F8 $2$3
LOAD VFILE;0/1
EM 1
DEB
RES
* VFILE;0 NOW EXECUTING
TO 3000
THIS ROUTINE CHECKS PROMS AGAINST THE CONTENTS OF A DISK FILE FOR USE
WITH THE STINGER/POST BREADBOARD WAFERS 4 AND 5. THE FETCH FILE
CONTAINING THE OBJECT CODE TO BE VERIFIED SHOULD BE LOADED AT AN ADDRESS
ABOVE 9000H. THE FOLLOWING PARAMETERS MUST BE PASSED:

<table>
<thead>
<tr>
<th>MEMORY ADDRESS</th>
<th>PARAMETER</th>
</tr>
</thead>
<tbody>
<tr>
<td>FF00</td>
<td>THE LAST ADDRESS OF ROM (BREADBOARD) ROUTINE TO WHICH THE DISK FILE IS TO BE COMPARED (07FF=WS,02FF=44)</td>
</tr>
<tr>
<td>FF00</td>
<td>FIRST ADDRESS OF RAM WHERE DISK FETCH FILE IS LOCATED</td>
</tr>
</tbody>
</table>

THE ROUTINE RETURNS WITH THE FOLLOWING IF THE VERIFICATION WAS A SUCCESS:
1) "AA" IS DISPLAYED ON "WS WRITE" AND "IR ABC" DISPLAY PANELS; MAY BE "IA" IN SOME DEGENERATE CASES (OK THOUGH)
2) THE Q LINE WILL BE SET AT A CONSTANT 5 VOLTS. THIS MAY BE MONITORED ON PIN 57 OF THE BREADBOARD FRONT PANEL

THE ROUTINE ASSUMES THAT THE FIRST ADDRESS OF ROM IS 0000. THE PROMS TO BE
VERIFIED AGAINST SHOULD BE IN WAFER 05 PROM SLOTS

```
ORG 0000H ;DISABLE ALL INTERRUPTS
BYTE 00H
LDI $0FAH
FLO RA
LDI $000
PHI R4
FLO R4
REG SEX R4 ;RESET Q-LINE
LDI $0FFH
PHI R1
PHI R2
PHI R3
LDI $0FEH ;R1=FFFE
LDT R1 ;R1 IS THE RAM BUFFER AREA POINTER
LDI $0FCH ;R2=FFFC
LDT R2 ;R2 IS THE LAST ADDRESS OF THE ROM ROUTINE
LDN R1
PHI R3 ;R3 WILL POINT TO SPECIFIED RAM ADDRESS FOR TRANSFER
INC R2
LDN R1
FLO R3 ;R3 POINTS TO FIRST BYTE OF RAM BUFFER
READ SEX R4 ;ROM POINTER
LDX
WRITE OUT 7 ;DISPLAY ON "WS WRITE"
VERI LDN R3 ;VERIFY CORRECT BYTE
SH SNZ ERR
SNF ERR
LDI $000
AD1 $000
LDI $0FF
FLO R2
SEX R2
GHI R4
SH SNZ ZERO
SNF ZERO
INC R2
GLO R4
```

E-7
SM
BNF  ZERO
BR  FINE
ZERO  LDI  #00H
ADI  #00
INC  R1
INC  R3
INC  R4
BR  READ
FINE  SEX  RO
OUTS  OUT  7
BYTE  OAAH
SEQ  "WS WRITE" DISPLAY WILL HAVE "AA" IF SUCCESSFUL VERIFY
OUT  2
BYTE  OAAH
TO UV AGC
BR  OUTS
LOOP FOREVER (0 SET, SUCCESS)
ERR  SEX  R4
GHI  R4
STR  RA
INC  RA
GLO  R4
STR  RA
IFFA=MSB OF BAD ADDRESS
ERR1  SEX  RO
SEQ  10=50% DUTY CYCLE IF NOT SUCCESSFUL
NOP
NOP
NOP
SEX  R4
OUT  3
UV AGC=BAD BYTE
DEC  R4
SEX  RO
OUT  2
"UV AGC" DISPLAYS "EE" IF NOT SUCCESSFUL
BYTE  OEEH
ERROR MESSAGE
OUT  7
ISO DOES "WS WRITE"
BYTE  OEEH
REO
WR  ER1
END  BGN
* THIS IS A WAVER 4 DAC CHECK PROGRAM
* WRITTEN TO:
* A) OUTPUT A FIXED VALUE TO BOTH
* X AND Y CHANNELS
* OR B) OUTPUT A SINUSOIDAL WAVE AT A
* PRESET FREQUENCY TO ONE OR BOTH
* THE CHANNELS

* IN ORDER TO RUN THE PROGRAM, THE FOLLOWING
* DATA SHOULD BE ENTERED (DELIMITED BY SPACES)
* [TYPE (0/1)] [FREQUENCY FACTOR] [CHANNELS (0=X&Y, 1=X, 2=Y)]
* [00=FIXED OUTPUT VALUE, 01=SIN CURVE] [VALUE OF FIXED OUTPUT]

* TO PASS THE ARGUMENTS TYPE:
* INS2ER [ARG] [ARG] [ARG] [ARG] [ARG]

* "INS2ER"-ROUTINE TO PASS ARGUMENTS AND EXECUTE
* "EROUTA;0/1"
PATCH FFFB $1$2$3$4$5
FETCH SINTAB/1
LOAD EROUTA;0/1
DEB
EM 1
RES
* "EROUTA;0/1" NOW EXECUTING
GO 0400
This routine outputs value(s) to the X and/or Y error dec channels of the breadboard. The outputs may be monitored at the test points on wafer #4. The user must pass parameters to the program as follows:

<table>
<thead>
<tr>
<th>Memory Location</th>
<th>Byte Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFFB</td>
<td>&quot;Type&quot; byte, 0=I, 1=II</td>
</tr>
<tr>
<td>FFFC</td>
<td>Sine wave period scaling (0=short, 1=long)</td>
</tr>
<tr>
<td>FFFD</td>
<td>00=X and Y channels, 01=X channel, 02=Y channel</td>
</tr>
<tr>
<td>FFPE</td>
<td>00=fixed value output, 01=sine wave output</td>
</tr>
<tr>
<td>FFFF</td>
<td>Fixed value to output (00-FF)</td>
</tr>
</tbody>
</table>

The user should also fetch "sintab" before executing the program.

ORI 0000H
DIS
BYTE 00H
LDI #00
PLO R1
PLO R2
PLO R3
PLO R4
PLO R5
PLO R6
PLO R7
PHI R1
PHI R2
PHI R3
PHI R4
PHI R5
PHI R6
PHI R7
LDI #0FFH
PHI R5
LDI R6
PHI R9
PHI R2
PHI R3
PLO R2
PLO R7
LDI #0FFH
PLO R6
LDI #0FFDH
PLO R5
LDI #0FFCH
PLO R3
LDI #0FBDH
PLO R9
LDI #0F3H
PHI R4
LDI #04H
BUF R4
BUFF #0300
OUT & 0
OUTS [FFFB] TO PORT & (BYTE TYPE)
DEC R9
STILP POINTS TO FFFB
SEX R0
LDN R5
BZ INV
BZ JUSX 11 IF JUST X CHANNEL USED
BR JUSY 11 MUST BE Y CHANNEL ONLY
JUSY LDN R6
BZ FIXED VAL=00,BIN=01
BI FIXD 11 GO IF FIXED OUTPUT REQUESTED
BZI 01H
SNZ ERROR 11 IF NOT 1 OR 0
SINO SEX R4 11 Sine wave output to Y channel
LDN R3 11 Delay factor (00-FF) changes period of sin wave
LP1
  PLO R8
  OUT 2
  :PUT VAL INTO R8
  DEC R4
  :OUTPUT SIN TO Y CHANNEL
  SEX R9
  :POINT TO SAME BYTE
  OUT 6
  :REFRESH "TYPE" SWITCH
  DEC R9
  :POINT TO SAME BYTE
  SEX R4
  :BACK TO SIN TABLE POINTER
  GLO R8
  :DELAY
  BZ NEXTS
  DEC R8
  BR LP1

NEXTS
  INC R4
  :POINT TO NEXT SIN VALUE
  LDN R3
  :GET DELAY BACK INTO R8
  PLO R8
  :SIN TABLE COUNTER
  DEC R7
  :RESTORE SIN POINTER TO 0300
  GLO R7
  BZ RE7
  BR LP1

RE7
  LDI #03H
  PHI R4
  LDI #00
  PLO R4
  LDI #0FFH
  PLO R7
  :RESTORE DEC COUNTER
  LDN R5
  :GET DELAY AGAIN
  PLO R8
  BR LP1
  :STARTS COUNT BYTE OF SIN TABLE OVER
  FIX0
  LDN R2
  :FIXED VALUE OUTPUT, R2 POINT TO BYTE TO OUTPUT
  SEX R2
  :POINTS TO BYTE TO OUT
  LP2
  OUT 2
  :OUTS BYTE TO Y
  DEC R2
  :POINT TO SAME BYTE
  SEX R9
  OUT 6
  :REFRESH "TYPE"
  DEC R9
  SEX R2
  BR LP2
  :LOOP FOREVER
  JUSX
  LDN R6
  :SAME AS BEFORE
  BZ FIX1
  PHI 01H
  SNZ ERROR
  SIN1
  SEX R4
  :SIN TABLE
  LDN R3
  :DELAY
  PLO R8
  LP3
  OUT 1
  :X SIN OUT
  DEC R4
  :POINT TO SAME BYTE
  SEX R9
  OUT 6
  SEX R9
  DEC R4
  SEX R8
  GLO R8
  :CHECK DELAY
  BZ NEXTT
  DE R8
  BR LP3

NEXTT
  INC R4
  LDN R3
  PLO R8
  DEC R7
  GLO R7
  BZ RF7
  BR LP5
  AF7
  LDI #07H
  FHI R4
  LDI 00
  PLO R4
  LDI #0FFH
  .7

D-12
LDN R5
PLO R8
BR LP3

FIX1
LDN R2
SEX R2
LP4 OUT 1
DEC R2
SEX R9
OUT 2
DEC R9
SEX R2
BR LP4
LOOP

XNY
LDN R6
BR FIX2
SI2 SDI 01H
BNZ ERROR
SEX R4
LDN R3
PLO R8
LP5 OUT 1
DEC R4
OUT 2
DEC R4
SEX R9
OUT 6
DEC R9
SEX R4
BR NEXITU
DEC R8
BR LP5

NEXITU INC R4
LDN R3
PLO R8
DEC R7
GLO R7
BR LP5
RG7 LDI 0CH
FDI R4
LDI 00
PLO R4
LDI OFFH
PLO R7
LDN R5
PLO R8
BR LP5

FIX2
LDN R2
SEX R2
LP6 OUT 1
DEC R2
OUT 2
DEC R2
SEX R9
OUT 6
DEC R9
SEX R2
BR LP6
FOREVER
ERROR SED 150% DUTY CYCLE ON B LINE IF ERROR (SHOULD MONITOR)

IN ERROR
ORG 0000H

DIS

BYTE 00H

LDI 00

PLO R1

PLO R2

PLO R3

PLO R4

PHI R1

PHI R2

PHI R3

PHI R4

LDI OFAH

PLO R5

PHI R1

INC R5

PLO R1

LDI OFEH

PLO R2

LDI OFCH

PLO R3

PLO R4

STR R1

LDO R1

SBI OFFH

SNZ ERRF

LDI 00

ADI 00

LDI 0AAH

STR R1

LDO R1

SBI 0AAH

SNZ ERRA

LDI 00

ADI 00

LDI 0FH

STR R1

LDO R1

SBI 0FH

SNZ ERRS

LDI 00

ADI 00

LDI 00H

STR R1

LDO R1

SBI 00H

SNZ ERRO

LDI 00

ADI 00

INC R1

SEI Rb

SHI R1

SM

SNZ MORE

LH C

LC

ß-14
NOP
NOP
REQ
BR	ERROR

TEND
SEX	RO
OUT	7
BYTE	88H
SEQ
NOP
NOP
BR	TEND
END	BGN
AGCOUT

DISABLE INTERRUPTS

PASS INPUT PARAMETERS

OUTPUT BYTE OR 0 TO IR-AGC FLIP-FLOPS

OUTPUT BYTE OR 0 TO UV-AGC FLIP-FLOPS

DECREMENT DELAY COUNTER

-0

NO

YES

RESET DELAY, SEND BYTE OR 00 TO 'W' WRITE DISPLAY

Figure B-4 KRA Automatic Gain Control (AGC) Tests Diagnostic Program

B-17
THE 1302 SYSTEM DISK SHOULD BE IN DRIVE 0

THIS IS AN AGC WORD OUTPUT AND FLIP-FLOP PROGRAM
ITS MAIN USE IS TO OUTPUT A BINARY WORD TO THE
AGC FLIP-FLOPS ON WAFER 6 AND TOGGLE THE BITS WITH 0

THE FOLLOWING PARAMETERS MUST BE PASSED TO THE PROGRAM
A) THE BYTE (IN 2 DIGIT HEX CODE) TO OUTPUT
B) THE DELAY FACTOR (2 DIG HEX CODE) OR DUTY CYCLE BYTE

TO PASS THESE ARGUMENTS ENTER THE FOLLOWING COMMAND
INS2AGC/1 [BYTE] [DELAY]

PATCH 00FE $102
LOAD AGCOUT;0/1
DEB
EM 1
VIS
SO 0000
This routine outputs a known value to the ASC latches on wafer 6
and toggles this value with 00 at a rate set by the user.
The following parameters must be set by the user:

<table>
<thead>
<tr>
<th>Memory Location</th>
<th>Parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>00FF</td>
<td>Location of byte to output</td>
</tr>
<tr>
<td>00FE</td>
<td>Location of toggle rate (0=Fast, FF=Slow)</td>
</tr>
</tbody>
</table>

The following outputs are given to the user:
1> The byte, as it is output to the latches, is also sent to the
   "WS WRITE" display
2> The Q line will toggle +5 and 0 volts (Pin 57, front panel) as the
   byte is toggled on flip flops

```
ORG 0000H
Dis
Byte 00H
Ldi 00H
Phi R1
Phi R2
Phi R3
Phi R4
Phi R5
Phi R6
Phi R7
Plo R1
Plo R2
Plo R3
Plo R4
Plo R5
Plo R6
Plo R7
Bgn
Ldi OFFH
Plo R5
Ldi OFEH
Plo R5
Ldn R5
Plo R4
Plo R4
Loop Sex R3
Bed
Out 2
Out 7
Out 3
Dec R3
Dec R3
Dec R3
Dec R3
Dec R3
Dec R3
Glo R4
Glo R4
Bz Oloop R0
Dec R4
Br Loop
Oloop Ldi OFEH
Red
Plo R5
Plo R5
Plo R4
Plo R4
Loop Sex R0
Out 2
Out 3
Out 00H
Out 00H
Out 7
```

R3 points to the byte to output
at OFFH
R5 points to the byte to output
at OFEH
R5 points to the DEC byte
Get byte
Store into R4,0
Store into R4,0
Test Q line high
Output to IR AGC FFS
Output to UV AGC FFS
Output to UV AGC FFS
Output to UV AGC FFS
Output to UV AGC FFS
Output to UV AGC FFS
Get byte
Put back into R4
Get count in D
Put back into R4
Get count in D
Increment inside loop
Location of count
Reset Q line (=0)
R5 points to DEC byte
Get count in D
Put back into R4
Increment inside loop
Increment inside loop
Output 00 to IR AGC FFS
Output 00 to UV AGC FFS
Output 00 to WS WRITE display
Output 00 to WS WRITE display

E-19
<table>
<thead>
<tr>
<th>BYTE</th>
<th>U0H</th>
</tr>
</thead>
<tbody>
<tr>
<td>GLO</td>
<td>R4</td>
</tr>
<tr>
<td>GZ</td>
<td>LOOP</td>
</tr>
<tr>
<td>DEC</td>
<td>R4</td>
</tr>
<tr>
<td>BR</td>
<td>LOOP1</td>
</tr>
<tr>
<td>END</td>
<td>BGN</td>
</tr>
</tbody>
</table>

; CHECK COUNTER
; GO IF DONE
; ELSE DEC COUNTER
; AND LOOP
METS
DISABLE INTERRUPTS
STORE FF INTO NEXT LOCATION, READ BACK

=FF ?
YES
STORE AA INTO SAME LOCATION, READ BACK

=AA ?
NO
=55 ?
NO

B

C

Figure E-5 EBA RAM Memory Tests Diagnostic Program (1 of 2)
FETCH NEXT ADDRESS

STORE 00 INTO SAME LOCATION, READ BACK

=00 ?

YES

END OF TEST ?

NO

B

C

END

END

SET 'Q' LINE TO +10 V

OSCILLATE 'Q' LINE

OUTPUT '88' TO 'W5' WRITE

DISPLAY

OUTPUT BYTE THAT FAILED TEST, STORE BAD ADDRESS

Figure E-5 (Cont'd) KBA RAM Memory Tests Diagnostic Program (2 of 2)
THIS ROUTINE IS USED TO CHECK THE BREADBOARD'S ON BOARD MEMORY FOR FAULTY LOCATIONS. THE PROGRAM REQUIRES NO USER PARAMETERS. THE Q LINE (PIN 57 OF B/B FRONT PANEL) MAY BE MONITORED TO SEE WHETHER A BAD LOCATION WAS FOUND.

THE BAD ADDRESS CAN BE SEEN BY EXAMINING [00FE] AND [00FF] FOR THE MSB AND LSB OF THE BAD LOCATION.

IF THE TEST WAS A SUCCESS:
1> THE Q LINE (PIN 57, FRONT PANEL) WILL BE AT "1"
2> AN "88" WILL BE ON THE "WS WRITE" DISPLAY

IF THE TEST WAS A FAILURE:
1> THE Q LINE WILL BE OSCILLATING AT ABOUT 50% DUTY CYCLE
2> THE "WS WRITE" WILL DISPLAY AN "FF", "AA", "55", "00"

LOAD METS;0/1
EM 1
DEB
RES
30 0000
THIS IS A ROUTINE TO TEST THE BREADBOARD
MEMORY (2000-207F). NO PARAMETERS NEED
TO BE PASSED.

THE PROGRAM RETURNS THE ADDRESS OF ANY
BAD LOCATION AT [00FE] [00FF] (MSB, LSB)
DISPLAYS THE BAD TEST PATTERN, IF ANY,
AND (1) SETS Q LINE IF EVERYTHING OK,
OR (2) TOGGLES Q LINE (50%) IF NO GOOD
LOCATION FOUND

```assembly
ORG 0000H
DIS
BYTE 00H
LDI 00
PLO R1
PLO R2
PLO R3
PLO R4
PHI R1
PHI R2
PHI R3
PHI R4
LDI #20H ; 20=START LOCATION MSB
PHI R1
LDI #00H
PLO R1 ; R1 IS CURRENT LOCATION POINTER
LDI #0FFH ; 00FE IS MSB OF BAD LOCATION OF FOUND
PLO R2
BNN
LDI #0FFH ; STORE (11111111) BINARY
STR R1
LDN R1
SDI #0FFH ; SEE IF FF STILL THERE
BNZ ERRF ; 00 IF BAD LOCATION
LDI 00 ; CLEAR CARRY
ADI 00
LDI #0AAH ; SAME WITH (10101010) BINARY
STR R1
LDN R1
SDI #0AAH
BNZ ERRA
LDI 00
ADI 00
LDI #05FFH ; AGAIN WITH (01010101) BINARY
STR R1
LDN R1
SDI #0FFH
BNZ ERRS
LDI 00
ADI 00
LDI #00H ; LAST WITH (00000000) BINARY
STR R1
LDN R1
SDI #00H
BNZ ENRO
LDI 00
ADI 00
INC R1
GLD R1
SDI #07FH ; SEE IF LAST ADDRESS
```

B-24
TEND SEX RO ; HERE IF ALL OK
OUT 7 ; "W5 WRITE" = "98"
BYTE 88H ; Q LINE STAYS HIGH
SEQ
NOP
NOP
BR TEND
END BGN
APPENDIX F

DOS Diagnostic Routines
- OLOOP1 Cycle 2 Flowchart
- OLOOP1 Cycle 3 Flowchart
- Operation Sequence
Figure F-1  OLOOP1 Cycle 2 Flowchart (1 of 7)
Set Initial L.O.S. Flares
Send Initial Range to Analog
Set Static Gain Curve Test
Initialize Ideal Seeker in Analog
Setup Analog for Real-Time
Set Timer Start

Enter Real-Time (DDS Setup)

If Real-Time Error
    YES
    Call Subroutine "SERVO"
    End Real-Time
    Clear Equipment Reservations
    Display Parameters

NO

Figure P-1 (Cont'd)  OLOOPI Cycle 2 Flowchart (2 of 7)

P-2
2. Clear Equipment Reservations

Display Parameters

Pause: Real-Time Status Failed

Input Response

If "GO" YES

STOP

Choose Option

Display Range (Initial)

Enter New Value

Display Range Closure Rate

Enter New Value

Display Missile Body Angle (Initial)

Enter New Value

C

PRE 3

OLQDPI CYCLE 2

PAGE 3

Figure F-1 (Cont'd) OLOOP1 Cycle 2 Flowchart (3 of 7)

F-3
Figure P-1 (Cont'd) OLOOP1 Cycle 2 Flowchart (5 of 7)
Figure F-1 (Cont'd) OLOOP1 Cycle 2 Flowchart (6 of 7)
Set Error Signal For Flares

Adjust Dynamic Variables

Call "SIMIDLE"

Call "SIMIDLE"

Return

Call Subroutine "SETUP1"

Start "SETUP1"

Set Initial State Parameters

Return

Figure F-1 (Cont'd) OLOOP1 Cycle 2 Flowchart (7 of 7)
START

Set I/O Devices and Files

Set Interrupt, RCT, Tolerance and Period

Assign ADCs, Input Discretes, and DAC I/O Designations

Initialized Variables in NAM1

Begin all DADIOS Transfers at Interrupt

Initiate P.I.O. Mode

Read Initial Values From NAM1

Initialize Target Geometry

Set up Point Source Target

Display User Option

Choose Option

1

2

A

3

4

5

6

7

8

9

10

11

12

13

14

15

16

B

Reserve Equipment

C

Figure F-2 OLOOP1 Cycle 3 Flowchart (1 of 5)
Figure F-2 (Cont'd)  OLOOP1 Cycle 3 Flowchart (2 of 5)
Set Azimuth and Elevation to Zero (Initial)

If "GO" YES

Set Initial Positive Azimuth

Set Initial Negative Azimuth

Set Initial Positive Elevation

Set Initial Negative Elevation

Figure F-2 (Cont'd) OLOOPi Cycle 3 Flowchart (3 of 5)
Figure F-2 (Cont'd) OLOOP1 Cycle 3 Flowchart (4 of 5)
Figure F-2 (Cont'd) OLOOPFL Cycle 3 Flowchart (5 of 5)
DDS Diagnostic Routines Operation Sequence

I. Call the DDS operator via the intercom system.

1. Press "CALL".
2. Press "1".
3. Press "6"; LED should flash. The console operator will answer.
4. Holding the button on the inside of the phone receiver ask the operator to bring terminal #56 "on line."
5. When the operator acknowledges, press "HANG UP".

II. DDS Terminal will display - ACTIVE AND NOT BUSY.

1. Press "SEND".
   Terminal will display - ENTER USERNAME, PASSWORD, ACCOUNT NUMBER.
2. Enter username, password, account number; press "SEND".
   Terminal will display - TRANSMIT NO CLASSIFIED MATERIAL.
3. Press "SEND".
   Terminal will display - PRIMARY COMMAND SET.
4. Type P; press "SEND".
5. Enter - ATTACH, lfn, pfn, ID=Acct. file, CT=X

   where:

   lfn = name of the local file to be used,
   pfn = name of the permanent file cataloged in memory (i.e. OLOOP1),
   Acct. file = the code name of the users cataloged files (DBXXXP), and
   X = cycle number from 1 to 5 (use #2 or #3).

   Press "SEND".
6. Type $J; press "SEND".
7. Enter -lfn,Y

   where:

   Y = lowest "control point available for direct" as displayed on screen.

   Press "SEND".

   Terminal will flash one message and then display-JOB CONTROL REPERTORY

8. Press "SEND".

   The terminal will display
   - TYPE P THEN TYPE 0, 2, 1 when the compiler is finished.
9. Press "SEND".
10. Type P; press "SEND".
11. Type 0,2,1; press "SEND".

   a. For OLOOP1 Cycle 2 the terminal will display initial
      missile and target parameters. The user has the option to
      change any one of these by following these steps:

         1. Press "SKIP" twice; enter number of parameter you want to
            change; press "SEND".
         2. Enter new value; press send. If you enter 11, the computer
            will go into real-time operation.

   b. For OLOOP1 Cycle 3, the terminal will display a set of sce-
      narios previously programmed. To initiate a run, execute the
      following steps:

         1. Press "SKIP" twice.
         2. Enter number coinciding with desired scenario; press
            "SEND".

12. Unless the program aborts itself, the user must do so. This is
    accomplished by setting FF200 at the EAI 761 control-console.
13. When you are finished, perform the following steps.
14. Type $$; press "SEND".
15. Type DROP; press "SEND".
16. If you want to attach another file, return to Step 4.
17. Type $T; press "SEND".
18. Press "SEND".

      Terminal will display – A STATION LOGICALLY OFF.
DISTRIBUTION LIST

Dr. N. A. Kheir
The University of Alabama in Huntsville
School of Engineering
Huntsville, Alabama 35899

DRSMT-R
- RDF 3
- RPR 15
- LP 1
- RPT 1

US Army Material Systems Analysis Activity
ATTN: DRSY-HP
Aberdeen Proving Ground, MD 21005