Modulation Doped GaAs/Al\textsubscript{x}Ga\textsubscript{1-x}As Layered Structures with Applications to Field Effect Transistors

Technical Report for the Air Force Office of Scientific Research

for the Period
January, 1980 through December, 1982

by Hadi Morkoç

April, 1980
REPORT DOCUMENTATION PAGE

1. REPORT NUMBER
AFOSR-TR-83-0146

2. GOVT ACCESSION NO.
AD-A126-392

3. RECIPIENT'S CATALOG NUMBER

4. TITLE (and Subtitle)
Modulation Doped GaAs/AlGaAs Layered Structures
with Applications to Field Effect Transistors

5. TYPE OF REPORT & PERIOD COVERED
Final Technical Report

6. PERFORMING ORG. REPORT NUMBER

7. AUTHOR(s)
Hadis Morkoç

8. CONTRACT OR GRANT NUMBER(s)
AFOSR-80-0084

9. PERFORMING ORG. NAME AND ADDRESS
University of Illinois
Urbana, Illinois 61801

10. CONTROLLING OFFICE NAME AND ADDRESS
Air Force Office of Scientific Research
Bolling AFB, DC 20332

11. MONITORING AGENCY NAME AND ADDRESS
(Different from Controlling Office)

12. REPORT DATE
February 15, 1982

13. NUMBER OF PAGES
114

14. SECURITY CLASS. (of this report)
UNCLASSIFIED

15. SECURITY CLASS. (of this report)

16. DISTRIBUTION STATEMENT (of this report)
Approved for public release; distribution unlimited.

17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)

18. SUPPLEMENTARY NOTES

19. KEY WORDS (Continue on reverse side if necessary and identify by block number)
Molecular Beam Epitaxy
Modulation Doped Heterojunctions
Field Effect Transistors

20. ABSTRACT (Continue on reverse side if necessary and identify by block number)
During this three year reporting period, we have established a device fabrication laboratory, dc and rf device testing facilities and materials characterization facilities. Initially, a great deal of effort was spent to improve the molecular beam epitaxial growth of heterojunctions. Later-on the dependence of heterojunction properties on the structural parameters were investigated in detail and in the process, separation of donor and electrons by about 200 Å in a modulation doped structure was discovered to
lead to extremely high electron mobilities.

Transport parallel to the heterointerface in normal and inverted structures was investigated at moderate fields for the first time. Polar optical phonon emission above 200 V/cm field strengths was found to be responsible for mobility reduction. High field transport properties was deduced from the FET performance. Since the ionized donors are located in the Al$_x$Ga$_{1-x}$As layer, the GaAs layer having an interface sheet carrier concentration of about 10$^{12}$ cm$^{-2}$ is virtually free of ionized carriers. The high field transport parallel to the interface then becomes similar to pure GaAs crystal with peak electron velocities of about 2.1 x 10$^7$ cm/s and 3.3 x 10$^7$ cm/s at 300 and 77 K respectively. Compared to doped GaAs at comparable levels, these figures represent substantial improvements.

Modulation doped field effect transistors with a 1 µm gate length and a 3 µm channel length were fabricated and characterized under dc operating conditions at both 300 and 77 K. A model was also developed to analyze the device operation and performance. Using this model, the heterojunction structures were optimized (Al$_x$Ga$_{1-x}$As doping level and the donor-electron separation) for high performance field effect transistors. Transconductances of as high as 275 mS/mm and over 400 mS/mm were obtained at 300 and 77 K respectively. Normally-off devices exhibited power gains of over 10 dB at 10 GHz. A simple prediction shows that these devices should exhibit switching speeds of about 10 ps and 5 ps at 300 and 77 K respectively in a digital circuit with fan out of 1, e.g. ring oscillators. Reported switching times in ring oscillators are about 17 and 12 ps at 300 and 77 K respectively which are about a factor 2 away from the expected performance.

In a different area, a scheme which replaces the Schottky barrier of a MESFET with a n$^+/p^+$ structures grown in situ with the channel layer was developed. Since the fabrication steps are identical to those of MESFETs with the exception of the gate metal being ohmic, it is possible to obtain advantages sought in junction gate GaAs FETs. Devices with 1 µm gate lengths and 3 µm channel lengths exhibited large gate-drain breakdown voltages, transconductances of about 140 mS/mm and a maximum available gain of 10 dB at 9 GHz. In addition, by adjusting the parameters of the n$^+/p^+$ structure constant transconductances for linear amplifiers are possible.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>List of Symbols</td>
<td>1</td>
</tr>
<tr>
<td>Abstract</td>
<td>1</td>
</tr>
<tr>
<td>I. Introduction</td>
<td>3</td>
</tr>
<tr>
<td>II. Modulation Doped FET Structures</td>
<td>5</td>
</tr>
<tr>
<td>II. 1. Materials Considerations</td>
<td>6</td>
</tr>
<tr>
<td>II. 2. Structural Parameters</td>
<td>6</td>
</tr>
<tr>
<td>II. 3. Mobility and Velocity Considerations</td>
<td>6</td>
</tr>
<tr>
<td>III. MODFET Modeling</td>
<td>7</td>
</tr>
<tr>
<td>III.1. Interface Sheet Carrier Concentration</td>
<td>7</td>
</tr>
<tr>
<td>III.2. Charge Control</td>
<td>16</td>
</tr>
<tr>
<td>III.3. Current Control</td>
<td>19</td>
</tr>
<tr>
<td>III.4. Transconductance</td>
<td>23</td>
</tr>
<tr>
<td>IV. Small Signal Gate Capacitance</td>
<td>24</td>
</tr>
<tr>
<td>V. Device Fabrication</td>
<td>26</td>
</tr>
<tr>
<td>VI. Comparison of the Theory with Experimental Results</td>
<td>28</td>
</tr>
<tr>
<td>VII. Effect of Donor Electron Separation</td>
<td>30</td>
</tr>
<tr>
<td>VIII. Cryogenic Temperature Performance</td>
<td>35</td>
</tr>
<tr>
<td>IX. High Frequency Performance</td>
<td>38</td>
</tr>
<tr>
<td>X. Summary</td>
<td>39</td>
</tr>
<tr>
<td>XI. Appendix A</td>
<td>42</td>
</tr>
<tr>
<td>XII. Appendix B</td>
<td>45</td>
</tr>
<tr>
<td>XIII. Publications under this Contract</td>
<td>56</td>
</tr>
<tr>
<td>References</td>
<td>63</td>
</tr>
</tbody>
</table>
LIST OF SYMBOLS

$E_i$: Energy in the $i^{th}$ subband

$h$: Reduced Planck's constant

$q$: Electronic charge

$m^*$: Effective mass in the conduction band

$\mathbf{E}_0$: Electric field perpendicular to the heterointerface in the triangular potential well

$i$: Integer

$E_0$: 1st subband energy w.r.t. the bottom of the conduction band

$E_1$: 2nd subband energy

$\varepsilon_1$: Dielectric constant in GaAs

$\overline{n}(x)$: Charge concentration in the triangular potential well

$\mathbf{E}_i$: Electric field (perpendicular to the heterointerface) at the interface in GaAs

$n_{so}$: Equilibrium areal density of two dimensional electron gas

$\gamma_0$: Adjustable parameter relating $E_0$ to $n_{so}$

$\gamma_1$: Adjustable parameter relating $E_1$ to $n_{so}$

$D$: Two dimensional density of states in the triangular potential well

$V(x^+)$: Potential at the heterointerface when approached from the GaAs side

$k$: Boltzmann constant

$T$: Absolute temperature

$V$: Potential depicting the conduction band edge w.r.t. the Fermi level

$\rho(x)$: Charge density in the quasi space charge region of Al$_x$Ga$_{1-x}$As

$\varepsilon_2$: Dielectric constant of Al$_x$Ga$_{1-x}$As

$N_{d^+}(x)$: Ionized donor concentration in Al$_x$Ga$_{1-x}$As
n(x): Electron concentration in the quasi space charge region

N_d: Total donor concentration in Al_{xGa_{1-x}As}

g: Degeneracy factor of the donor level in Al_{xGa_{1-x}As}

E_d: Donor binding energy in Al_{xGa_{1-x}As}

N_c: Density of states in the conduction band of Al_{xGa_{1-x}As}

N'_d: Quantity equal to N_d/N_c

g': Quantity equal to g \exp(E_d/kT)

V(0): Potential at x = 0, boundary between the doped and undoped Al_{xGa_{1-x}As}

d_e(W_2): Electric field in Al_{xGa_{1-x}As} at the edge of the depletion region

W_2: Distance from the doped-undoped boundary to the edge of the depletion region in Al_{xGa_{1-x}As}

y: Quantity equaling \exp(\frac{qV(-W_2)}{kT})

d_e(0): Electric field at the boundary between the doped and undoped Al_{xGa_{1-x}As}

\epsilon_2(d_1^{-}): Electric field at the heterointerface in the Al_{xGa_{1-x}As}

d_1: Thickness of the undoped Al_{xGa_{1-x}As} spacer layer

\delta: Correction term arising from the degeneracy of the Al_{xGa_{1-x}As}

(see Equation 25)

\Delta E_c: Conduction band edge energy discontinuity at the heterointerface

V(d_1^+): Potential at the heterointerface on the Al_{xGa_{1-x}As} side

E_F: Fermi level at the heterointerface

\Delta E_{F_o}: Asymptotic value of the Fermi level for very small 2DEG concentrations

a: Slope of the Fermi level vs. 2DEG concentration for large concentrations

\Delta d: Effective distance of the 2DEG from the heterointerface

V_2: Electrostatic potential across the Al_{xGa_{1-x}As} if all of the doped Al_{xGa_{1-x}As} were depleted
d: Total thickness of the Al\textsubscript{x}Ga\textsubscript{1-x}As under the gate

d\textsubscript{d}: Thickness of the doped Al\textsubscript{x}Ga\textsubscript{1-x}As under the gate

V\textsubscript{p2}: The voltage necessary to deplete the doped Al\textsubscript{x}Ga\textsubscript{1-x}As layer

\phi\textsubscript{b}: Barrier height of the Schottky gate

V\textsubscript{G}: Applied gate voltage

V\textsubscript{off}: Voltage necessary to deplete the 2DEG

Q: Charge of the 2DEG

V\textsubscript{eff}(x): Effective voltage along the channel modulating the 2DEG

V\textsubscript{c}(x): Channel voltage under the gate

I: Drain current

Z: Width of device

v(x): Electron velocity

\mu: Electron mobility

\delta: Electric field parallel to the heterointerface in the potential well

\delta\textsubscript{c}: Critical field above which velocity saturation occurs

R\textsubscript{s}: Source resistance

V\textsubscript{D}: Applied drain voltage

V\textsubscript{D}': Intrinsic drain voltage

R\textsubscript{D}: Drain access resistance

V\textsubscript{G}': Defined in equation (52)

x: Distance from the source end of the gate towards the drain

L: Gate length

I\textsubscript{s}: Drain saturation current

\beta: Defined in equation (54)

V\textsubscript{sl}: Voltage in the channel under the gate at the onset of velocity saturation

v\textsubscript{s}: Saturation velocity
$g_m$: Transconductance

$g_m|_{\text{max}}$: Maximum transconductance

$Q_t$: Total charge under the gate

$V_{GS}$: Gate-to-source voltage

$V_{GD}$: Drain-to-gate voltage

$C_o$: Characteristic maximum capacitance under the gate

$C_{GS}$: Gate-to-source capacitance

$C_{GD}$: Gate-to-drain capacitance

$(V_{po})_{2d}$: Electrostatic potential equilibrating the 2DEG $(d + \Delta d)$ away

$V_{20}$: Electrostatic potential depleting the doped $\text{Al}_x\text{Ga}_{1-x}\text{As}$ to a depth equal to $W_2$
ABSTRACT

Lattice matched heterojunction structures have received a great deal of attention owing to their applications to high speed and opto-electronic devices. In designing devices with ultra small dimensions, it is necessary to obtain high carrier concentration in a controllable manner in a very narrow region of the epitaxial structure. Modulation doped $\text{Al}_x\text{Ga}_{1-x}\text{As}/\text{GaAs}$ structures meet this requirement without degrading the quality of the semiconductor. This is done by doping the larger bandgap $\text{Al}_x\text{Ga}_{1-x}\text{As}$ layer quite heavily with donors. Electrons associated with donors in $\text{Al}_x\text{Ga}_{1-x}\text{As}$ layer transfer to GaAs where they are confined in a quantum well about 100 Å wide at the heterointerface. Since the ionized donors are located in the $\text{Al}_x\text{Ga}_{1-x}\text{As}$ layer, the GaAs layer having an interface sheet carrier concentration of about $10^{12} \text{cm}^{-2}$ is virtually free of ionized carriers. The high field transport parallel to the interface then becomes similar to pure GaAs crystal with peak electron velocities of about $2.1 \times 10^7 \text{cm/s}$ and $3.3 \times 10^7 \text{cm/s}$ at 300 and 77 K respectively. Compared to doped GaAs at comparable levels, these figures represent substantial improvements.

Field effect transistors with a 1 μm gate length and a 3μm channel length were fabricated and characterized under dc operating conditions at both 300 and 77 K. A model was also developed to analyze the device operation and performance. Using this model, the heterojunction structures were optimized ($\text{Al}_x\text{Ga}_{1-x}\text{As}$ doping level and the donor-electron separation) for high performance field effect transistors. Transconductances of as high as 275 mS/mm and over 400 mS/mm were obtained at 300 and 77 K respectively. Normally-off devices exhibited power gains of over 10 dB at 10 GHz. A simple prediction
shows that these devices should exhibit switching speeds of about 10 ps and 5 ps at 300 and 77 K respectively in a digital circuit with fan out of 1, e.g. ring oscillators. The experimental switching times obtained in ring oscillators are about 17 and 12 ps at 300 and 77 K respectively which are about a factor 2 away from the expected performance.
I. INTRODUCTION

The subject of high speed devices is a rather wide one and encompasses any device capable of operation above about 1 GHz. Depending on their use, these devices can be grouped into two categories, analog and digital devices. In general the analog devices are much faster than the digital ones and, needless to say, both types have different applications. This manuscript will be concerned with only the special high speed field effect transistors that can be best prepared by molecular beam epitaxy (MBE).

Devices intended for high speed applications need to have very short transit times between the input and the output. This can be obtained by choosing a semiconductor or a special structure which exhibits high carrier velocity and by reducing the distance that the carriers have to travel. In vertical devices e.g. bipolar junction transistors, the important distance is the base thickness. This means that the control of the base thickness is extremely important. Thicknesses below 1000 Å and extremely sharp doping profiles are needed and can best be obtained by molecular beam epitaxy.

Lateral three terminal devices, such as FETs, must have correspondingly small lateral dimensions. Small lateral dimensions also require small epitaxial layer thicknesses and larger doping. The drawback of very high carrier concentrations is that the electronic properties of the semiconductor degrade with increased doping. The point should be made very clear that for current conduction one needs electrons (preferred) or holes. In conventional structures, electrons and donors, and holes and acceptors are present in the same space. Using the heterojunction concept that can be
engineered by MBE it is possible to separate the electrons needed for current conduction from donors, minimizing their adverse effects.

Electrons associated with donors placed in the $\text{Al}_x\text{Ga}_{1-x}\text{As}$ layers of $\text{Al}_x\text{Ga}_{1-x}\text{As}/\text{GaAs}$ heterojunction structures transfer to the GaAs layers. The resulting space charge sets up a strong electric field (over $10^5 \text{V/cm}$) at each interface and leads to the formation of a triangular potential well. Aided by the energy band gap discontinuity, the electrons are confined to the heterointerface and are spatially separated from the donors. This is a very convenient way of obtaining electron concentrations of over $10^{18} \text{cm}^{-3}$ essentially in a plane. Since the donors are separated from the electrons, the electron transport properties of undoped GaAs are preserved. This phenomenon is called modulation doping, the FET applications of which will be the main topic of this text.

In this chapter both the theoretical and experimental aspects of modulation doped field effect transistors (MODFETs) will be described. The interface sheet carrier concentration will be calculated in terms of both the triangular potential barrier, related energy levels and the device terminal voltages. Next, the drain saturation current will be calculated. This will be followed by the development of expressions for the transconductance and device capacitances. Following the device fabrication procedure, experimental and theoretical results as well as the effects of the dominant structural parameters will be discussed. Finally the high speed small signal and large signal results will be presented.
II. MODULATION DOPED FET

II. 1. MATERIALS CONSIDERATIONS

Modulation doped structures consist of single or multiple periods of doped \( \text{Al}_x\text{Ga}_{1-x}\text{As} \) layer(s) and undoped GaAs layer(s). The electrons transferring from the \( \text{Al}_x\text{Ga}_{1-x}\text{As} \) layer(s) into the undoped GaAs layer(s) are confined at the heterointerface as proposed by Esaki and Tsu in 1969 (1) and experimentally observed by Dingle et al in 1978 (2). Being spatially separated from the donors, the electrons, even at extremely high concentrations, are not subjected to ionized impurity scattering and thus can exhibit very high mobilities. This is especially pronounced at cryogenic temperatures where the ionized impurity scattering would have been dominant. The absence of ionized impurity scattering changes the dependence of mobility on lattice temperature in that it increases steadily as the temperature is decreased. In a perfect heterointerface the remaining scattering processes are the Coulombic interaction between the donors and electrons and the scattering due to background (in GaAs layers) ionized impurities. The results on MBE grown GaAs indicate that the total background ionized carrier concentration is in the high \( 10^{14} \text{cm}^{-3} \) range which should lower the low temperature mobility of modulation doped structures below about 50 K. The lack of such a drop in experimental mobilities is a result of high mobility electrons screening background ionized impurities very effectively. The details of such a screening mechanism have been treated by Price (3).

The Coulombic interaction between the donors and electrons across the heterointerface has also received a great deal of attention.
This interaction can be reduced by the incorporation of a thin undoped $\text{Al}_x\text{Ga}_{1-x}\text{As}$ spacer layer between the doped $\text{Al}_x\text{Ga}_{1-x}\text{As}$ layer and the undoped GaAs layer. This concept was first introduced by the University of Illinois group (4,5,6) and adapted by every laboratory involved in this area of research. Using a spacer thickness of about 200 Å, electron mobilities of over $10^6$ cm$^2$/Vs at 4.2K have been obtained. Later on we will see that devices fabricated from structures exhibiting extremely high electron mobilities do not necessarily perform as well as those with thinner undoped $\text{Al}_x\text{Ga}_{1-x}\text{As}$ layers and, naturally, lower mobilities. As we will show in the following sections, the channel conductance of the modulation doped FETs is the parameter that should be optimized.
II. 2. STRUCTURAL PARAMETERS

We have so far briefly discussed the multiple period and single period structures but did not address the question of which one is better for FETs. Even though the multiple period structures are a means of producing many parallel paths and thus a large conductance these structures are not used for devices. This is a result of an asymmetry between the properties of GaAs grown prior to and after Al$_{x}$Ga$_{1-x}$As growth. The heterointerface when the GaAs is grown on Al$_{x}$Ga$_{1-x}$As is not of high quality which makes the "inverted", and "multiple period" modulation doped structures unattractive (7,8). In this text then we will solely consider the normal single period structures where the doped Al$_{x}$Ga$_{1-x}$As layer is grown on an unintentionally doped GaAs buffer layer. It should, however, be remembered that a thin undoped Al$_{x}$Ga$_{1-x}$As layer still exists at the heterointerface.

The band diagram of a normal modulation doped structure is shown in Fig. 1 where the electrons confined at the interfacial triangular potential well have the characteristics of a two dimensional electron gas (9,10). In addition, higher order subbands formed in such a narrow (~50Å) quantum well may be populated if the electron concentration exceeds about high $10^{11}$ cm$^{-2}$. In such a case the electron mobility decreases, but improvements in the current carrying capability of the devices more than compensates for this reduction in mobility.
II. 3. MOBILITY AND VELOCITY CONSIDERATIONS

In many instances we have talked about electron mobility in the context of modulation doped FETs. In this section we will qualitatively relate the device performance to the mobility of carriers while keeping in mind that the electric fields present in short channel devices of this kind can be many times those where the mobility is no longer a constant with electric field. A schematic representation of such a surface oriented device (FET) having a gate length of 1 μm is shown in Fig. 2. For such short channel devices, the electric field is high, therefore the carrier velocity is the determining factor instead of the mobility. This text will treat the short channel FET with the understanding that the saturation velocity determines the FET performance. To do such a treatment we need to know the sheet carrier concentration at the heterointerface as well as its dependence on the gate voltage that is used to control it.
III. MODFET MODELLING

III. 1. INTERFACE SHEET CARRIER CONCENTRATION

To relate the sheet carrier concentration to energy levels, we must assume that the potential well at the heterointerface is triangular and that the electric field is quasi-constant. The solution of the longitudinal quantized energy is given by (11)

\[ E_1 = \left(\frac{\hbar^2}{2m^*}\right)^{1/3} \left(\frac{3}{2} n q \sigma_o\right)^{2/3} \left(1 + \frac{3}{4}\right)^{2/3} \] (1)

where \( E_1 \) is the energy, \( \sigma_o \) the electric field at the interface and \( i \) an integer from 0 and up. The other parameters have their usual meanings. The energies of the two lowest subbands are thus

\[ E_0 = 1.83 \times 10^{-6} \sigma_o^{2/3} \] (2)
\[ E_1 = 3.23 \times 10^{-6} \sigma_o^{2/3} \]

\( \sigma_o \) in V/m

Experimental results should be used to modify the constants to minimize the adverse effects of the assumption that the electric field is constant.

The interface carrier concentration can be related to the subband energies if it is expressed in terms of the electric field. To do that Poisson's equation must be solved. In the depletion approximation and assuming no impurities in the GaAs layer (12)

\[ \frac{d\sigma_o}{dx} = - \frac{q}{\varepsilon_1} \overline{n(x)} \] (3)
where $n(x)$ and $\varepsilon_1$, are the free electron concentration and the dielectric constant in the small bandgap material respectively. Integration within the depletion region results in

$$\varepsilon_1 = qn_{so}$$

(4)

where $\varepsilon_1$ and $n_{so}$ are the interface electric field and carrier concentration respectively. Using equations (2) and (4)

$$E_0 = \gamma_0(n_{so})^{2/3} \quad \text{and} \quad E_1 = \gamma_1(n_{so})^{2/3}$$

(5)

where $\gamma_0$ and $\gamma_1$, are adjustable parameters used to yield a good agreement with experiments.

Next we must establish a relationship between $n_{so}$ and $qV(d^+_1)$. $E_F$ is taken as the reference energy so that the bottom of the conduction band $qV(d^+_1)$ represents the Fermi level (Fig. 3). The density of states associated with a single quantized energy level is given by (in $m^{-2}eV^{-1}$)

$$D = \frac{a m^*}{\pi \hbar^2}$$

(6)

and the interface carrier concentration can be calculated using the Fermi Dirac distribution (with a spin degereracy of 2)
\[ n_{so} = D \int \frac{E}{E_0} \frac{dE}{1 + \exp \left( \frac{E - qV(d^+_1)}{kT} \right)} + 2D \int \frac{dE}{E_1} \frac{dE}{1 + \exp \left( \frac{E - qV(d^+_1)}{kT} \right)} \]  

(7)

Solving the integral (using \( \int \frac{dx}{1 + e^x} = \ln(1 + e^{-x}) \)) yields

\[ n_{so} = DkT \ln \left[ (1 + \exp \left( \frac{qV(d^+_1) - E_0}{kT} \right)) (1 + \exp \left( \frac{qV(d^+_1) - E_1}{kT} \right)) \right] \]  

(8)

Which for very low temperatures reduces to

\[ n_{so} = D(qV(d^+_1) - E_0) \]  

(9)

For an empty second subband or reduces to

\[ n_{so} = D \left( qV(d^+_1) - E_0 \right) + 2D \left[ qV(d^+_1) - E_1 \right] \]  

(10)

For an occupied second subband. Using the experimental Shubnikov de Haas results (9) or cyclotron resonance measurements, the factors \( \gamma_0 \) and \( \gamma_1 \) can be estimated as

\[ \gamma_0 = 2.5 \times 10^{-12} \text{ (J m}^{4/3} \text{)} \]

(11)

\[ \gamma_1 = 3.2 \times 10^{-12} \text{ (J m}^{4/3} \text{)} \]

And from the measured cyclotron mass

\[ D = 3.24 \times 10^{17} \text{ (m}^{-2} \text{ eV}^{-1} \text{)} \]  

(12)

The interface sheet carrier concentration we just calculated must be provided by the larger bandgap semiconductor. Under equilibrium, the charge depleted from the larger bandgap material must equal the interface charge density. A solution is then found such that the Fermi level is constant across the heterointerface. Since the doping
level in the $\text{Al}_{x}\text{Ga}_{1-x}\text{As}$ layer is quite large (approaching the density of states), full depletion approximations cannot be used (13). One must then use a charge which is a function of distance even with a constant doping. Therefore, the modified Poisson's equation is

$$\frac{d^2V}{dx^2} = \frac{-\rho(x)}{\epsilon_2} \tag{13}$$

Here, $V$ is the electrostatic voltage and $x$ is the perpendicular distance away from the heterointerface. The space charge density $\rho(x)$ is given by

$$\rho(x) = q [N^+_d(x) - n(x)] \tag{14}$$

where $n(x)$ is the free electron concentration and

$$N^+_d(x) = \frac{N_d}{1 + g \exp[(E_d + qV)/kT]} \tag{15}$$

is the ionized donor concentration. Here $N_d$ is the total donor density, $g$ is the degeneracy factor of the donor level and $E_d$ is the donor activation energy. On the other hand (14)

$$n(x) = N_c \frac{e^{qV/kT}}{1 + \exp(qV/kT)/4} \tag{16}$$

where $N_c$ is the density of states of the conduction band in the $\text{Al}_{x}\text{Ga}_{1-x}\text{As}$ and the Fermi level $E_F$ is chosen as the origin of the energy scale ($E_F = 0$).
Combining equations (13) through (16), we obtain

\[
\frac{d^2V}{dx^2} = \frac{qN_c}{\varepsilon_2} - \frac{N_d'}{1 + g' \exp \frac{qV}{kT}} - \frac{\exp (qV/kT)}{1 + \exp (qV/kT)/4}
\]

(17)

where \(N_d' = \frac{N_d}{N_c}\) and \(g' = g \exp (E_d/kT)\).

The integration of equation (17) from \(V(-W_2)\) to \(V(0)\) with respect to \(V\) using the boundary condition \(\sigma_2(-W_2) = 0\) where \(\sigma_2\) is the electric field in the AlGaAs layer as shown in Fig. 3 and \(W_2\) is the edge of the depletion region, yields

\[
\sigma_2^2(0) = \frac{2kTN_c}{\varepsilon_2} \left[ N_d' \ln \frac{g' + \exp (-qV(0)/kT)}{g' + \exp (-qV(-W_2)/kT)} + 4 \ln \frac{1 + \exp (qV(0)/kT)}{4 + \exp (qV(-W_2)/kT)} \right]
\]

(18)

The constant \(V(-W_2)\) can be found from the space charge neutrality that exists at \(x = -W_2\), i.e.

\[
\rho(-W_2) = -\frac{qN_c}{2} \left( \frac{N_d'}{1 + g' \exp \frac{qV(-W_2)}{kT}} - \frac{\exp \left( \frac{qV(-W_2)}{kT} \right)}{1 + \exp \left( \frac{qV(-W_2)}{kT} \right)/4} \right)
\]

(19)

The solution of equation (19) is given by

\[
y = \exp \frac{qV(-W_2)}{kT} = -\left( 1 - \frac{N_d'}{4} \right) + \sqrt{\left( 1 - \frac{N_d'}{4} \right)^2 + 4g'N_d'}
\]

(20)
As can be seen from Figure 3, $V(-W_2)$ is simply equal to the difference between the Fermi level and the bottom of the conduction band edge away from the heterojunction. This value is shown in Fig. 4 as a function of the doping density at 300 and 77 K for the classical Boltzmann statistics or depletion approximation (solid line) and for the approximate Fermi-Dirac statistics (equation (19) dotted line). This comparison demonstrates that the deviation from Boltzmann statistics is quite noticeable even at a relatively low doping level, $N_d = 10^{17}$ cm$^{-3}$ and becomes quite substantial at doping densities commonly used ($1 - 2 \times 10^{18}$ cm$^{-3}$). The equilibrium interface density is determined by the interface field as

$$n_{so} = \frac{\varepsilon_2}{q} \delta_2(0) = \frac{\varepsilon_2}{q} \delta_2(d_1^-)$$

Equation (21) follows from Gauss' law if the doping density in the GaAs layer is small enough so that the total bulk charge in the depletion layer of GaAs is much smaller than $q n_{so}$. The expression for $\delta_2(0)$ is given by equation (18) which may be simplified when the inequality

$$\exp \left(- \frac{qV(0)}{kT} \right) \gg 1$$

is taken into account, e.g.

$$\delta_2(0) = \frac{2qN_d}{\varepsilon_2} \left\{ -V(0) + V(-W_2) - \frac{kT}{q} \left[ \ln(1 + g'y) + \frac{g}{N_d} \ln \left(1 + \frac{y}{4} \right) \right]\right\}$$

(23)
Substituting equation (23) into equation (21) yields

\[
\begin{align*}
n_{so} &= \sqrt{\frac{2\varepsilon_{\alpha}N_d}{q}} \left[ -V(d_1^+) + V(-W_2) + \delta \right] + N_d^2 d_1^2 - N_d d_1 \\
\end{align*}
\]  

(24)

where

\[
\delta = -\frac{kT}{q} \left( \ln (1 + g'y) + \frac{4}{N_d} \ln \left( 1 + \frac{y}{4} \right) \right)
\]  

(25)

The relationship

\[
V(d_1^+) = V(0) - \delta (0) d_1^-
\]  

(26)

has been incorporated to derive equation (24). The coordinate

\[
x = d_1^-
\]

corresponds to the Al$_{x}$Ga$_{1-x}$As side of the heterointerface.

Equation (24) differs from the depletion approximation case by $\delta$ in the right hand side which is subtracted from the total band bending

\[-V(d_1^+) + V(-W_2)\]

This contribution to the band bending is shown in Fig. 5 as a function of the doping density, $N_d$, in Al$_x$Ga$_{1-x}$As for 77 and 300 K. As can be seen from this figure the correction is quite important because it is comparable to $\Delta E_c$.

In order to determine $n_{so}$, we should solve equation (24) with equation (8) which expresses $n_{so}$ in terms of the density of states $D$ and the two lowest energy levels in the potential well in GaAs as described earlier in equation (5).
Solving equations (24) and (8) simultaneously using (5), (25), (26) and

$$V(d_1^+) = \frac{1}{q} \Delta E_c + V(d_1^-)$$  \hspace{1cm} (27)

with numerical techniques yields $n_{so}$, (dotted lines in Fig. 6). However, a very accurate analytical approximation can be obtained if equations (5) and (8) are linearized with respect to $V(d_1^+)$ as reported earlier (15,16). It should also be pointed out that $V(d_1^+)$ depicts the difference between the Fermi level (taken as reference) and the bottom of the conduction band in the GaAs at the heterointerface. It would be more appropriate to term $V(d_1^+)$ as $E_{Fi}/q$. Repeating equation with this replacement, we obtain

$$n_{so} = \frac{DkT}{q} \ln \left[ \left( 1 + \exp \left( \frac{E_{Fi} - E_c}{kT} \right) \right) \left( 1 + \exp \left( \frac{E_{Fi} - E_i}{kT} \right) \right) \right]$$  \hspace{1cm} (28)

With a little modification of equation (28), the linearization we discussed above can be realized. For large values of $n_{so}$ we obtain

$$-\frac{1}{q} E_{Fi} = \frac{1}{q} \Delta E_{Fo}(T) + a n_{so}$$  \hspace{1cm} (29)

where

$$a = 0.125 \times 10^{-16} (V \text{ m}^{-2})$$

and $\Delta E_{Fo} = 0$ at 300 K and 25 meV at 77 K and below. Equation (28) leads to the following simple formula for $n_{so}$:

$$n_{so} = \sqrt{\frac{2\varepsilon N_d}{q} \left[ \frac{\Delta E_c - \Delta E_{Fo}(T)}{q} + \delta + V(-W_d) \right] + N_d^2 (d_1 + \Delta d)^2}$$

$$-N_d (d_1 + \Delta d)$$  \hspace{1cm} (30)
where

\[ \Delta d = \frac{\xi_d}{q} \approx 80 \text{ Å} \quad (\text{Ref. 15 and 16}). \]

If one were to use the depletion approximation in the Al\(_x\)Ga\(_{1-x}\)As layer, the expression for the interface electron concentration can be arrived at by setting

\[ \Delta E - \Delta E_{fo}(T) = \delta = 0 \quad \text{in equation (30)} \]

\[ n_{so} = \sqrt{\frac{2\xi_d N_d}{q} \left[ V(-W_2) \right] + N_d^2 (d_1 + \Delta d)^2 - N_d (d_1 + \Delta d)}. \quad (31) \]

Both at 77 K and 300 K, the depletion approximation underestimates the voltage term by 50 mV both at 300 K and 77 K, (see Fig. 5). In Fig. 8 the interface carrier concentration is plotted with respect to the thickness of the undoped interfacial layer. For comparison, experimental values obtained in our laboratory are also included (17). The large change in the measured \( n_{so} \) with respect to temperature not predicted by the theory is a result of the relatively thick doped Al\(_x\)Ga\(_{1-x}\)As layer.
III. 2. CHARGE CONTROL

We have so far derived the expressions relating $n_{so}$ to the parameters of the heterojunction structure. Since our intent is to fabricate and understand the operation of modulation doped FETs, we must derive the necessary expressions showing how $n_{so}$ is modulated by the applied gate bias. A band diagram of such a heterojunction with a Schottky barrier (biased negatively) is shown in Fig. 9. As can be seen there are two depletion regions, one caused by the heterointerface and another by the Schottky barrier which will be referred to as the "gate". In the schematic diagram the doped $Al_{x}Ga_{1-x}$As layer is shown to be depleted entirely. This can be achieved by a combination of a sufficiently large gate voltage and/or a sufficiently thin doped $Al_{x}Ga_{1-x}$As layer.

Using equations (21) and (24), and assuming that the depletion approximation is accurate enough, we find

$$qn_{so} = \xi_{2}z_{2}(0) = \sqrt{2q\xi_{2}N_{d} \left[-V(d_{1}) + V(-W)\right] + \frac{q^{2}N_{d}^{2}d_{1}^{2}}{2} - qN_{d}d_{1}}$$

which can then be used to calculate the electric field strength at the heterointerface. The same result can be obtained by the use of equation (23) in the light of depletion approximation.

Since the transport through $Al_{x}Ga_{1-x}$As is not as good as it is through GaAs, the structure and operational parameters are chosen such that the $Al_{x}Ga_{1-x}$As layer is depleted entirely. The electrostatic potential in such a case can be calculated simply by integrating the area
under the $\delta$-field curve. One must, however, remember that the electric field is constant in the undoped spacer layer. If we assume that the thickness of the doped Al$_x$Ga$_{1-x}$As is $d_d$, we find

$$V_2 = \frac{qN_d}{2\varepsilon_2} d_d^2 - \delta_2(0)d$$  \hspace{1cm} (33)

where $d = (d_d + d_1)$ and

$$\varepsilon_2^{\delta_2}(d_1^2) = \varepsilon_2^{\delta_2}(0) = qn_{so} = \frac{\varepsilon_2}{d} (V_{p2} - V_2)$$  \hspace{1cm} (34)

where

$$V_{p2} = \frac{qN_d}{2\varepsilon_2} d_d^2$$  \hspace{1cm} (35)

is the voltage that is necessary to pinch off the doped Al$_x$Ga$_{1-x}$As layer. Examination of Fig. 9 shows that

$$V_2 = \phi_b - V_G + \frac{1}{q} (E_{F1} - \Delta E_c)$$  \hspace{1cm} (36)

Combining equations (34) and (36) leads to

$$n_{so} = \frac{\varepsilon_2}{qd} [V_G - (\phi_b - V_{p2} + \frac{1}{q} E_{F1} - \frac{1}{q} \Delta E_c)]$$  \hspace{1cm} (37)

We must, however, remember that $E_{F1}$ is a function of $n_{so}$ as well as the gate voltage as depicted by equation (29). Substituting equation (29) into equation (37)

$$n_{so} = \frac{\varepsilon_2}{qd} [V_G - (\phi_b - V_{p2} - \frac{1}{q} \Delta E_c + \frac{1}{q} \Delta E_{F0}(T) + a n_{so})]$$  \hspace{1cm} (38)

or

$$n_{so} = \frac{\varepsilon_2}{q(d + \Delta d)} (V_G - V_{off})$$  \hspace{1cm} (39)
where

\[ V_{\text{off}} = \phi_b - \frac{1}{q} \Delta E_c - V_{p2} \left( q \Delta E_{F0} \right) \]

and

\[ \Delta d = \frac{\varepsilon_2 \alpha}{q} \approx 80 \, \text{Å} \]

The charge is then given by

\[ Q_s = q n_{so} = \frac{\varepsilon_2}{(d + \Delta d)} (V_G - V_{\text{off}}) \]

If we were to assume that \( E_{F1} \) is not a function of the gate voltage, we would not have had the correction term \( \Delta d(\approx 80 \, \text{Å}) \) which can not be neglected next to \( d \), which is about \( 300 \, \text{Å} \). Thus \( \Delta d \) gives an important correction factor and dropping it can lead to overestimation of \( n_{so} \) for a particular \( V_G \) and thus to overestimation of current or underestimation of electron velocity.
III. 3. CURRENT CONTROL

In an FET configuration such as the one shown in Fig. 10, application of a drain voltage in addition to the gate voltage gives rise to a potential distribution varying from zero at the source end to $V_D'$ at the drain (see Fig. 10). This potential then leads to an effective charge control voltage which is different from the applied gate voltage and is a function of distance under the gate. The potential distribution shown in Fig. 10 is obtained when the ohmic drop across the source and drain resistances are neglected. Later on we will incorporate these resistance, but for now the expressions and concepts become much simpler to understand without them.

At a distance $x$ from the source, the effective voltage controlling the charge is

$$V_{\text{eff}}(x) = V_G - V_c(x)$$

(43)

where $V_G$ and $V_c(x)$ are the external applied gate voltage, and the channel voltage respectively. Equation (42) must read

$$Q_s(x) = \frac{\xi_2}{(d + \Delta d)} \left[ V_G - V_c(x) - v_{\text{off}} \right].$$

(44)

The channel current expression at $x$ is

$$I = Q_s(x)zv(x)$$

(45)

where $z$ denotes the width of the gate and $v(x)$ is the electron velocity at $x$. Since the gate dimensions we are concerned with are on the order of a 1 $\mu$m or less one must be concerned with high field effects such as velocity saturation.
We know that the electron mobility in the 2DEG is comparable to what is expected of pure GaAs \( (18) \). The electron saturation velocity also was reported to be what one can expect from a pure GaAs crystal without the degrading effects of ionized impurities. In this treatment we will use a two piece linear approximation (and briefly mention the three piece linear approximation) for the velocity field characteristic as shown in Fig. 11. Mathematically

\[
\begin{align*}
    v &= u \beta \quad \text{for } \beta < \beta_c \\
    v &= v_s \quad \text{for } \beta > \beta_c
\end{align*}
\]  

\[(46)\]

and

\[
\begin{align*}
    v &= v_s \quad \text{for } \beta > \beta_c
\end{align*}
\]  

\[(47)\]

At fields less than \( \beta_c \), from equations \((44)\) and \((45)\), we obtain

\[
I = uZ \frac{\varepsilon_2}{d + \Delta d} \left[ v_G - v_c(x) - V_{\text{off}} \right] \frac{dV_c}{dx}
\]  

\[(48)\]

where \( \frac{dV_c}{dx} \equiv \beta \) is the electric field. As can be seen from Fig. 10, \( \frac{dV_c}{dx} \) is maximum near the drain. For small drain voltages below saturation, one can assume that the linear region of the \( v(\beta) \) curve is applicable.

For the case where \( \beta < \beta_c \), integration of equation \((48)\) with the use of

\[
V_c(x=0) = R_s I
\]  

\[(49)\]

\[
V_D' = V_c(x=L) = V_D - R_D I
\]  

\[(50)\]

where \( R_s \) and \( R_D \) denote the source and drain parasitic resistances and \( V_D \) depicts the external drain voltage, leads to

\[
V_c(x) = V_G' - \sqrt{(V_G' - R_s I)^2 - 2 \frac{(d + \Delta d) I x}{\varepsilon_2 u Z}}
\]  

\[(51)\]

where
Differentiation of equation (51) with respect to \( x \) results in the electric field

\[
\delta(x) = \frac{dV_c(x)}{dx} = \frac{(d + \Delta d)I_s}{\mu Z \varepsilon_2} \left[ (V'_G - R_s I_s)^2 - 2 \left( \frac{d + \Delta d}{} \right) I_s \right]^{1/2}
\]  

(53)

As we increase the drain voltage, the electric field near the drain end at \( x = L \) will reach the critical value first, called \( \epsilon_c \) or \( \epsilon_s \):

\[
\delta(x) \bigg|_{x=L} = \delta_c = \left( \frac{I_s}{\beta L} \right) \left[ (V'_G - R_s I_s)^2 - \frac{2I_s}{\beta} \right]^{1/2}
\]  

(54)

where

\[
\beta = \frac{\mu \varepsilon_2 Z}{(d + \Delta d) L}
\]

and \( I_s \) is the saturation current. Letting

\[
V_{s1} = \delta_c L = \left( \frac{I_s}{\beta} \right) \left[ (V'_G - R_s I_s)^2 - \frac{2I_s}{\beta} \right]^{1/2}
\]  

(55)

then

\[
\left( \frac{I_s}{\beta} \right)^2 \left[ (V'_G - R_s I_s)^2 - \frac{2I_s}{\beta} \right]^{-1} - V^2_{s1} = 0.
\]  

(56)

or

\[
\left( \frac{I_s}{\beta} \right)^2 - V^2_{s1} \left[ (V'_G - R_s I_s)^2 - \frac{2I_s}{\beta} \right] = 0
\]  

(57)

Solving for \( I_s \) leads to

\[
I_s = \frac{\beta V^2_{s1}}{1 + (\beta R_s V'_G)^2} \left[ \sqrt{1 + 2\beta R_s V'_G + (V'_G/V_{s1})^2} - (1 + \beta R_s V'_G) \right].
\]  

(58)
If $R_s$ were to be set to 0, then

$$I_s = \frac{\mu e_2 z}{(d + \Delta d)L} V_{s1} \left[ \sqrt{(V_s')^2 + V_{s1}^2} - V_{s1} \right].$$  \hspace{1cm} (60)

Using

$$V_{s1} = \varphi_c L \text{ and } \mu \varphi_c = \varphi_s \text{, one finds}$$

$$I_s = \frac{2 e_2 \varphi_s}{(d + \Delta d)} \left( \varphi_c + \frac{1}{2} \right) \left[ \sqrt{(V_s')^2 + V_{s1}^2} - V_{s1} \right].$$ \hspace{1cm} (61)

From equation (51) with $R_s = 0$ and $x = L$

$$V_c(L) = V'_{G} - \sqrt{(V_s')^2 - 2 \frac{I_s L(d + \Delta d)}{\mu e_2 z}}.$$ \hspace{1cm} (62)

On the other hand

$$I_s = \frac{2 e_2 \varphi_s}{(d + \Delta d)} (V'_{G} - V'_{DS})$$ \hspace{1cm} (63)

where $V'_{DS}$ denotes the intrinsic drain to source voltage. Using equations (61) and (63), we find

$$V'_{DS} = V'_{G} + V_{s1} - \sqrt{(V_s')^2 + V_{s1}^2}.$$ \hspace{1cm} (64)

Extrinsic drain to source voltage is then given by

$$V_{DS} = V'_{G} + V_{s1} - \sqrt{(V_s')^2 + V_{s1}^2} + I_s (R_s + R_D).$$ \hspace{1cm} (65)
III.  4. TRANSCONDUCTANCE

For short channel devices, $V_{s1}$ can be small compared to $V'_G$ and thus the expression for $I_s$ can be reduced to

$$I_s = \frac{\varepsilon_2 Zv_g}{d + \Delta d} v'_G$$

(66)

The intrinsic transconductance in the saturation regime is given by

$$g_m|_{\text{max}} = \frac{3I_s}{3V'_G} \frac{v'_G}{d + \Delta d}$$

$$= \frac{dI_s}{dv'_G} \cdot \frac{dv'_G}{dv'_G} = \frac{\varepsilon_2 Zv_g}{d + \Delta d} \cdot \frac{d}{dv'_G} (V'_G - V'_{\text{off}})$$

(67)

$$g_m|_{\text{max}} = \frac{\varepsilon_2 Zv_g}{d + \Delta d}$$

(68)

For long channel devices, using equation (59),

$$g_m = \frac{3I_s}{3V'_G} = \beta \frac{V'_G}{\sqrt{1+(v'_G/v'_G)^2}}$$

(69)

$g_m|_{\text{max}}$ is obtained at $V'_G|_{\text{max}}$ which is the pinch-off voltage of the 2DEG

$$V'_G|_{\text{max}} = V'_{\text{po}}2d = \frac{q\mu Z_{\text{so}}(d + \Delta d)}{\varepsilon_2}$$

(70)

Substituting equation (70) into equation (69) we obtain

$$g_m|_{\text{max}} = \frac{q\mu Z_{\text{so}}}{L} \left[ 1 + \left( \frac{q\mu Z_{\text{so}}(d + \Delta d)}{\varepsilon_2 Zv_g L} \right)^2 \right]^{-\frac{1}{2}}$$

(71)

which reduces to equation (68) for small values of $L$. 
IV. SMALL SIGNAL GATE CAPACITANCE

In order to find the various device capacitances the total charge under the gate needs to be calculated. In the Shockley approximation the total charge is given by

\[ Q_T = Z \int_0^L \frac{V_D'}{q_n s_0} \, dx = Z \int_{V_S'}^{V_D'} \frac{q_n}{s_0} \frac{dV_c}{dV_c} \, dV_c \]  \hspace{1cm} (72)

Using equation (48), we find

\[ I = Z q_n s_0 \frac{dV_c}{dx} = Z u \frac{\epsilon_2}{d + \Delta d} (V_G' - V_c') \frac{dV_c}{dx} \]  \hspace{1cm} (73)

Integrating both sides of equation (73)

\[ \int_{V_S'}^{V_D'} \frac{\epsilon_2}{d + \Delta d} (V_G' - V_c') \, dV_c = \frac{Z u}{L} \left[ (V_G' - V_S')^2 - (V_G' - V_D')^2 \right] \]  \hspace{1cm} (74)

which leads to

\[ I = \frac{Z u}{L} \frac{\epsilon_2}{d + \Delta d} \cdot \frac{1}{2} \left[ (V_G' - V_S')^2 - (V_G' - V_D')^2 \right] \]  \hspace{1cm} (75)

From equation (73)

\[ \frac{dx}{dV_c} = \frac{Z q_n s_0}{I} \]  \hspace{1cm} (76)

Substituting equation (76) into equation (72) and using equation (75)

\[ Q_T = Z \int_{V_S'}^{V_D'} \frac{Z u}{L} \frac{\epsilon_2}{d + \Delta d} \frac{1}{2} \left[ (V_G')^2 - (V_G')^2 \right] \, dV_c \]  \hspace{1cm} (77)

where \( V_G' = V_G' - V_S' \) and \( V_G' = V_G' - V_D' \)
Then

\[ Q_T = ZL \frac{\varepsilon_2}{d + \Delta d} \frac{2}{(V_{GS}'^2 - (V_{GD}')^2)^2} \int_{V_S}^{V_D} (V_G' - V_c')^2 dV_c \]

\[ = \frac{2}{3} C_o \frac{(V_{GS}')^3 - (V_{GD}')^3}{(V_{GS}')^2 - (V_{GD}')^2} \quad (78) \]

where

\[ C_o = \frac{\varepsilon_2 ZL}{d + \Delta d} \quad (79) \]

\[ C_{GS} = \frac{\partial Q_T}{\partial V_{GS}'} = \frac{2}{3} C_o \frac{V_{GS}' (V_{GS}' + 2 V_{GD}')}{(V_{GS}')^2 + (V_{GD}')^2} \quad (80) \]

and similarly the gate-drain capacitance is

\[ C_{GD} = \frac{\partial Q_T}{\partial V_{GD}'} = \frac{2}{3} C_o \frac{V_{GD}' (V_{GD}' + 2 V_{GD}')}{(V_{GS}')^2 + (V_{GD}')^2} \quad (81) \]

In Fig. 12 and Fig. 13, the normalized capacitances \( C_{GS}/C_o \) and \( C_{GD}/C_o \) are plotted against the normalized drain-to-source voltage \( V_{DS}'/V_{sl} \) using the normalized gate voltage \( V_{GS}'/V_{sl} \) as the parameter. These capacitance values are calculated for the region below current saturation. Above saturation both capacitances should stay constant at about \( C_o \). In addition, for sufficiently large voltages, e.g. 0.5 V, both \( C_{GS} \) and \( C_{GD} \) can be assumed constant having values of about \( C_o/2 \).
V. DEVICE FABRICATION

Shown in Fig. 14 is the schematic cross-sectional view of a single interface modulation doped field effect transistor (MODFET). Multiple interface MODFETs are not going to be covered here because of the asymmetry in the interface quality of GaAs on AlGaAs and AlGaAs on GaAs (19,20). Inverted modulation doped structures with the binary on top of the ternary have also been fabricated (7) but their performance is still inferior because of a lower quality GaAs/AlGaAs interface (19).

Using the normal MODFETs with AlGaAs on top of GaAs, the devices reported here were fabricated by first etching mesas which provide isolation of the devices and allows the gate contact pads to be placed on the Cr-doped semi-insulating substrate. The source and drain regions are then defined in positive photoresist and AuGe/Ni/Au metallization is evaporated. Following the lift-off process, this metallization is alloyed at 500°C for 1 minute in a H₂ ambient. The gate pattern is then defined with positive photoresist and the top AsGaAs layer is thinned by etching, the amount of etching being dependent on whether a normally-off or a normally-on FET is desired, and the Al gate metallization is evaporated and lifted-off.

Figure 15 shows a top view of a MODFET having a gate length of 1 μm and a source-drain spacing of 3 μm. The width of the device is 2 x 145 μm. The source, drain and gate pads are built up to a total thickness of about 4000 Å to facilitate bonding. The wafer is then thinned down to about 200 μm by polishing the back side. Following an electroless Pd plating process on the back side, the wafer is scribed and diced into individual devices. For dc testing the device
are first die bonded onto TO-18 headers and then wire bonded. For rf testing, the device is bonded to a microwave carrier and wire bonded to 50Ω microstrip lines as shown in Fig. 16.
VI. COMPARISON OF THE THEORY WITH EXPERIMENTAL RESULTS

To test the accuracy of the model, a normally-off and a normally-on modulation doped FET fabricated in our lab were selected and characterized. The low field mobility was obtained from Van der Pauw-Hall measurements of the particular wafer from which the FETs were fabricated. The gate width is 145 µm and the length is 1 µm. The structure consisted of a 1 µm undoped GaAs buffer layer, a 60 Å undoped Al$_x$Ga$_{1-x}$As layer and a 600 Å n-type Al$_x$Ga$_{1-x}$As layer doped with Si to a level of $1 \times 10^{18}$ cm$^{-3}$. The 600 Å dimension was used to allow fabrication of either normally-on or normally-off devices by recessing the gate. For $x \cdot 0.3$, $N_d = 1 \times 10^{18}$ cm$^{-3}$ and $d_1 = 60$ Å, the doped (Al,Ga)As remaining beneath the gate should be about 250 Å and 350 Å thick to obtain normally-off and normally-on devices respectively.

The calculated and experimental drain saturation currents at room temperature as a function of the gate voltage are shown in Figures 17 and 18. $N_d = 1 \times 10^{18}$ cm$^{-3}$, $\mu = 6800$ cm$^2$/V$\cdot$s and $R_s = 7\Omega$ for the normally-on and $10\Omega$ for the normally-off FETs were measured. $v_{sat} = 2 \times 10^7$ cm/sec (18), $F_1 = 1$ kV/cm and $F_2 = 3.5$ kV/cm are used for our calculation in Figures 17 and 18 (solid line: three piece velocity model; dotted line: two piece velocity model). The experimental values are marked by the dots. The measured transconductance of 275 mS/mm for the N-ON device at 300 K is the highest value ever reported. Even though $10\Omega$ is measured as $R_s$ for the N-OFF FET, $12\Omega$ is used for our model to have the best fit to the experimental data. A possible explanation for this is given below. As can be seen from Fig. 17, the agreement between our model and the experimental data is quite good except near the threshold (This region
is not described well by the model.). The two piece model overestimates the current predicted by the three piece model by approximately 10-20%. The $I_s - V_D$ characteristics for the N-on and N-off FETs are shown in Fig. 19 a) and b). As can be seen from the figure, the agreement between the measurement and our calculation is very good.

For the N-off FET, the agreement is also good but the value of $R_s$ has to be adjusted to give a best fit. The slightly smaller current measured at $V_{GS} = 0.8 \, V$ may be due to the fact that our model becomes invalid at gate voltage higher than $V_{off} + (V_{po})_d$. The justification for using $R_s = 12 \, \Omega$ instead of $10 \, \Omega$ may be as follows: The fabrication FET has 1 \, \mu m spacing between the source and gate. This region can be thought of as an ungated FET indicating that $R_s$ should increase as the current increases. This effect should be more pronounced for N-OFF FET's.
VII. EFFECT OF DONOR-ELECTRON SEPARATION

From equation (68) it is clear that any reduction in the thickness of the $\text{Al}_x\text{Ga}_{1-x}\text{As}$ layer under the gate leads to increased transconductances. This can either be done by increasing the doping in the $\text{Al}_x\text{Ga}_{1-x}\text{As}$ (thereby reducing the thickness required under the gate) and/or reducing the undoped $\text{Al}_x\text{Ga}_{1-x}\text{As}$ spacer layer (21). Reduction of the spacer layer thickness also has the added advantage of leading to increased two-dimensional electron concentrations. The resulting increased current carrying capability leads to a faster charging time of device and parasitic capacitances and thus to higher speeds. High speeds can be obtained at small voltage swings and thus low power consumption. This argument basically leads to the conclusion that the doping level in the $\text{Al}_x\text{Ga}_{1-x}\text{As}$ layer should be increased as much as possible and that the spacer layer should be made as small as possible.

The maximum net electron concentration that can be obtained in $\text{Al}_x\text{Ga}_{1-x}\text{As}$ doped with Si is about $2 \times 10^{18}$ cm$^{-3}$ which is smaller than Sn and Be doping limits possible by MBE. The limit in Si doping is thought to be a result of the high Si effusion cell temperature required. Any impurities present in the effusion cell assembly can easily be released at these high temperatures and incorporated in the growing $\text{Al}_x\text{Ga}_{1-x}\text{As}$ film. The Si doping limit in GaAs is about $5 \times 10^{18}$ cm$^{-3}$ which is basically comparable to the aforementioned figure for the $\text{Al}_x\text{Ga}_{1-x}\text{As}$ layer. The use of a Si ribbon heated by passing current through it in place of an effusion cell has tentatively been shown to result in carrier concentrations of over $10^{19}$ cm$^{-3}$ in GaAs (22).

Even if higher doping concentrations were possible, non-tunneling
Schottky barriers are difficult if not impossible to obtain on $\text{Al}_x\text{Ga}_{1-x}\text{As}$ with a doping level greater than about $2 \times 10^{18} \text{ cm}^{-3}$, which sets the practical limit.

The second parameter, the spacer layer, can be made as thick or as thin as one desires, meaning that there is no technological limit by the MBE process, except that a very thin layer may have to be incorporated to avoid Si diffusion into GaAs. Depending on the growth temperature, the required thickness to prevent Si atom diffusion for a conventional modulation doped FET structure is about 5-10 Å. When the spacer layer is made this thin, the Coulomb interaction between the Si donors and the 2DEG is stronger which then may lead to a degradation of electron velocity. The electron velocity in undoped GaAs and doped ($10^{17} \text{ cm}^{-3}$) GaAs layers is $1.8 \times 10^7 \text{ cm/s}$ and $2.1 \times 10^7 \text{ cm/s}$ respectively. This means that advantages gained in reducing spacer layer thickness must be weighed against the degradation in electron velocity. The experimental results obtained in our laboratory indicate that the optimum thickness is about 30 Å.

To investigate the role of the undoped $\text{Al}_x\text{Ga}_{1-x}\text{As}$ spacer layer, a series of MODFET structures were grown and devices were fabricated (21) as described earlier. The doping level in the $\text{Al}_x\text{Ga}_{1-x}\text{As}$ was chosen to be about $10^{18} \text{ cm}^{-3}$ so that adequate Schottky gates could be obtained.

As the thickness of the spacer layer was decreased from 100 Å to 20 Å a number of trends were observed. The decrease in the undoped $\text{Al}_x\text{Ga}_{1-x}\text{As}$ spacer layer thickness was closely matched by an increase in the doped $\text{Al}_x\text{Ga}_{1-x}\text{As}$ thickness needed to accommodate the increased charge transfer. As a result, the gate capacitance remained almost constant while the maximum
saturation current almost doubled. On the other hand, the maximum transconductance scaled with current. The drain I-V characteristics of the best normally on and normally-off devices are shown in Fig. 20 indicating transconductances of 230 and 250 mS/mm respectively. The best previously reported values were 193 mS/mm for a normally-off device and 117 mS/mm (23) for a normally-on device. The maximum currents obtained are 12-20% higher than the best previously reported values. Recently optimized devices have shown improved current carrying capabilities up to twice those of the ones reported here.

The transistor characteristics were modeled using the equations derived earlier with the exact dependence of the Fermi level on the gate voltage accounted for. The saturation velocity was chosen to be $2 \times 10^7$ cm/s, independent of the mobility, on the basis of earlier work on modulation doped heterostructures (18). The two parameters used to fit the data were the doped Al$_x$Ga$_{1-x}$As layer thickness beneath the gate, $d_d$, and the source resistance, $R_s$.

At 300 K, the mobility of the 2DEG is relatively independent of $d_d$. Therefore we assume that $\mu = 7000$ cm$^2$/Vs and is independent of $d_d$. The transconductance $g_m$ vs. $d_d$ for a 1 µm gate devices is shown in Fig. 21 for the doping levels most commonly used. $N_d = 2 \times 10^{19}$ cm$^{-3}$ is also included (theoretical) to show the degree of dependence. It was pointed out earlier that non-tunneling Schottky barriers cannot be obtained at these doping levels. The dotted lines are obtained when Boltzmann statistics are used in the Al$_x$Ga$_{1-x}$As and the solid lines take degeneracy into account.
Once the $I_S$ vs. $V_S$ characteristic was determined, the transconductance and gate capacitance were calculated numerically as $g_m = I_S/V_G$ and $C_g = dQ/dV_G$. While the values obtained for the transconductance are an accurate reflection of the experimental data, the capacitance values are good only as a first approximation.

Table I lists the source resistances used to model each device as well as the maximum saturation currents and transconductances. The data represent parameters for the largest value of $I_S$ for which the data are accurately fit by the theory. These would be +0.6 V for the normally-off device and -0.2 V for the normally-on device in Figure 22 which shows the $I_S$ vs. $V_G$ characteristics of the best normally-on and normally-off devices fabricated. The maximum theoretical values of the saturation current and transconductance are given in parantheses.

The thicknesses of the undoped $\text{Al}_{x}\text{Ga}_{1-x}\text{As}$ spacer, $d_1$, the doped $\text{Al}_{x}\text{Ga}_{1-x}\text{As}$ beneath the gate, $d_d$, the equilibrium junction depletion depth, $d_j$, and the maximum gate capacitance are given in Table II. The large discrepancy in the parameter values of the 20 Å N-on FET relative to the other N-on devices results from it being only quasi-normally-on. The gate voltage swing ran from -0.4 V to +0.6. The current and transconductance values for this device are listed in Table II for $V_g = 0$ V. The normally-off device with $d_j = 20$ Å is anomalous in that the doped layer is too thin and the source resistance too small to be consistent with the other normally-off devices.
In Table II the gate capacitance is nearly independent of spacer layer thickness. This is a result of the particular parameters used rather than being a characteristic of MODFETs. The maximum capacitances tabulated represent an upper limit for devices operating a current saturation regime. This implies that maximum operating frequencies in excess of 10 GHz can be obtained.
VIII. CRYOGENIC TEMPERATURE PERFORMANCE

Conventional bulk GaAs layers doped to a level of $10^{17}$ cm$^{-3}$ or higher do not show any appreciable mobility or velocity enhancement when cooled to 77K. Undoped GaAs, however, shows a considerable enhancement when cooled to 77K. This is a result of the absence of ionized impurities. Ironically, one must have ionized donors to obtain free electrons and thus current carrying capability. Modulation doped structures as described earlier provide electrons in sufficient numbers in the GaAs while maintaining its freedom from ionized impurities and, therefore, one would expect mobility-field and velocity-field characteristics similar to those of pure GaAs. Pulse measurements between 200 V/cm and 2kV/cm and dc measurements below 200 V/cm show that the transport in modulation doped structures is similar to that in pure GaAs (18). Static mobility-field and velocity-field characteristics of modulation doped structures along with undoped GaAs are shown in Figures 23 and 24 respectively.

Based on the above argument the transconductance of a short channel MODFET, being proportional to the electron velocity, should register an enhancement scaling with the velocity when cooled to 77K. For this experiment, the devices with an undoped Al$_x$Ga$_{1-x}$As layer thickness of 20 Å were mounted on TO-18 headers and tested at 300K and, by immersing into LN$_2$, at 77K. The drain I/V characteristics of a MODFET with a gate width of 290 µm are shown in Fig. 25. For a gate voltage of $+0.6V$ the transconductance is 225 mS/mm at 300K and 400mS/mm at 77K. At $V_G = +0.8V$, the 2DEG is entirely depleted and an additional conduction path through the low quality Al$_x$Ga$_{1-x}$As is formed resulting in the observed decrease in transconductance.
Using the model described earlier the drain saturation current vs. gate voltage was calculated at 300 and 77K and plotted in Fig. 26. At 300K a source resistance of 4Ω and a saturation velocity of $2 \times 10^7$ cm/s were used. Such an excellent match in the entire range of currents can only be obtained for a specific combination of source resistance and saturation velocity making the values reported here very reliable. At 77K, $R_s$ decreased to 2.5Ω and $v_s$ increased to $3 \times 10^7$ cm/s. These results are in extremely good agreement with the predictions based on pulse measurements.

Also characterized in Fig. 26 is the best previously reported MODFET operating at 77 K (Fujitsu Laboratories, Ltd., Ref. 25). The data, represented as triangles, were taken from the published Fujitsu drain I-V characteristic. The dotted line is then calculated to fit the data. The Fujitsu device had a gate length of 2 μm, a doping level of $N_d = 2 \times 10^{18}$ cm$^{-3}$ in the Al$_{0.33}$Ga$_{0.7}$As and no undoped spacer layer. To model the device at 77 K the reported mobility of 20,000 cm$^2$/Vs was used with $R_s$=3.8Ω and $v_s = 3 \times 10^7$ cm/s.

In all devices it is necessary to assume that 25% of the electrons in the Al$_{0.33}$Ga$_{0.67}$As are frozen out at 77K to account for the shift in the threshold voltage. This figure was initially determined from measurements made on bulk Al$_{0.33}$Ga$_{0.67}$As doped to $1 \times 10^{18}$ cm$^{-3}$ with Si. When modelling MODFETs, the thickness of the doped Al$_{0.33}$Ga$_{0.67}$As beneath the gate is adjusted to result in a match between experimental and theoretical drain currents at a given gate voltage. At 300 K a thickness of 305 Å was required to fit the data; at 77 K, assuming 25% freeze-out, the required thickness was 308 Å. A consequence of the freeze-out is that the best parameters for a device intended for operation at cryogenic temperatures may not be the same as those optimizing the 300 K performance.
The transconductance of each device is calculated numerically from the curves in Fig. 26 \((g_m = \frac{\partial I_s}{\partial V_G})\) and plotted in Fig. 27. As can be seen, the potential maximum transconductance of our device at 77 K for a gate voltage of +0.8 V is 450 mS/mm at 77 K, as compared to a value of 400 mS/mm obtained for the Fujitsu device at 77 K. Calculating the maximum intrinsic transconductance (zero source resistance) for our device we find \(g_m' = 352 \) mS/mm at 300 K and 668 mS/mm at 77 K.
IX. HIGH FREQUENCY PERFORMANCE

For digital applications, inverters with an odd number of stages can be fabricated in a way to be connected in series. By bringing a feedback signal from the last stage to the first one, an oscillation, the frequency of which is a function of number of stages as well as the delay time associated with each device is obtained. In addition, parasitics such as line capacitances can add to the delay time. An output buffer stage, active or passive, is used to measure the oscillation frequency with a fast oscilloscope or a spectrum analyzer. Spectrum analyzers have the advantage that they can detect very weak signal levels.

The ring oscillators mentioned above have been fabricated and their performance has been reported (26,27). The best propagation delay time result obtained so far is 17 ps at 300 K with a power dissipation of slightly under 1 mW per gate with a gate length of 0.7 μm. At 77 K, the best performance is 12 ps with a power dissipation of about 10 mW per gate which must be trimmed down to about 1 mW to make refrigeration to 77 K practical (see Fig. 28).

High frequency small signal measurements made in our laboratory indicated a maximum available gain of about 12 dB at 10 GHz which compares well with published results by other laboratories (23). The noise measurements on individual devices (23) as well as cascaded three stage amplifiers have also been performed (28).
X. SUMMARY

Modulation doped $\text{Al}_x\text{Ga}_{1-x}\text{As/GaAs}$ field effect transistors (MODFETs) whose operation is similar but performance is superior to $\text{Si/SiO}_2$ metal oxide semiconductor field effect transistors (MOSFETs) were described. A complete numerical model and very accurate analytical model with closed form expressions were developed and used to predict and improve the performance. The key aspect of the model is the use of the triangular potential well approximation to relate the two dimensional electron concentration (2DEG) to the subband energies. Using Gauss' law and Poisson's equation, the 2DEG is also related to the gate voltage as well as other heterojunction parameters. The drain current of the MODFET was calculated using a two piece and also a three piece velocity-field model. From the charge under the gate the device capacitances were also calculated.

Expressions for the transconductance were derived which indicate that, in terms of charge balance, the 2DEG can effectively be assumed to be 80 Å away from heterointerface and if this correction is neglected it can lead to overestimation of current or underestimation of the electron velocity and also to overestimation of gate capacitance.

Devices with 1 μm gate lengths showed extremely high transconductances and high current capabilities. The transconductances were observed to scale up with decreasing undoped spacer layer thickness. Maximum transconductances of about 275 mS/mm at 300 K and over 400 mS/mm at 77 K were obtained. By applying the model developed, the electron saturation velocity has been estimated to be $2 \times 10^7$ cm/s and $3 \times 10^7$ cm/s at 300 and 77 K respectively.

Microwave measurement on N-off MODFETs intended for logic circuit applications showed power gains of about 12 dB at 10 GHz.
cooled to 77 K, better gains and very promising noise performance should be obtained. Ring oscillator data indicate switching speeds of about 17 and 12 ps at 300 and 77 K respectively.

Finally, improved fabrication techniques should lead to improved performance as well as applications to functional high speed integrated circuits. In a short time, switching times of 10 ps at 300 K should be possible. While the device itself should be capable of delivering an internal switching time of about 5 ps at 77 K, it may take a while to optimize the circuitry and device fabrication to deliver this expected performance.
ACKNOWLEDGEMENTS

This work was made possible by funds from the United States Air Force Office of Scientific Research.

Analysis of MODFETs presented here would not have been possible without Professor M. S. Shur and his student K. Lee who helped develop most of the analytical model. The author would also like to acknowledge the constant support and encouragement of Dr. A. Y. Cho and discussions with Dr. N. T. Linh. Finally, he is indebted to his graduate students, T. J. Drummond, W. Kopp, R. Fischer, R. E. Thorne, S. L. Su, W. G. Lyons, D. Arnold, O. Tejayadi and J. Klem for their dedication, hard work and the accomplishment of results reported here.
XI. APPENDIX A

In this section we will derive the expressions for the interface electric field and the sheet carrier concentration in the case where the depletion approximation is assumed applicable. Poisson's equation states

\[
\begin{align*}
\frac{d^2 V_2}{dx^2} &= -\frac{q}{\varepsilon_2} N_2(x) \\
\end{align*}
\] (A1)

where the parameters have their usual meanings and \( N_2(x) \) is the donor concentration in the depletion region of the larger band gap material.

Equation (A1) can be expressed in terms of the electric field. Referring to Fig. 3, we find

\[
\begin{align*}
\frac{d\phi_2(x)}{dx} &= \frac{q}{\varepsilon_2} N_2(x) \quad \text{for} \quad -W < x < 0 \\
\end{align*}
\] (A2)

or

\[
\begin{align*}
\frac{d\phi_2(x)}{dx} &= \frac{q}{\varepsilon_2} N_d \quad \text{for} \quad -W_2 < x < 0 \\
\end{align*}
\] (A3)

where \( W_2 \) is the edge of depletion region. For \( 0 \leq x \leq d_1 \)

\[
\begin{align*}
\frac{d\phi_2(x)}{dx} &= 0 \\
\end{align*}
\] (A4)

Solving equations (A3) and (A4) and using the boundary conditions that the electric field is continuous and is zero at \( x = -W_2 \), we obtain

\[
\begin{align*}
\phi_2(x) &= \frac{qN_d}{\varepsilon_2} \ln \frac{x + W_2}{W_2} \quad \text{for} \quad -W_2 < x < 0 \\
\end{align*}
\] (A5)
and

\[ \mathbf{d}_2(x) = qN_d W_2 \text{ for } 0 < x < d_1 \]  \hspace{1cm} (A6)

These plots are shown in Fig. A1.

Integration of the electric field leads to the electrostatic voltage drop in the space charge region of the Al$_{x}$Ga$_{1-x}$As layer.

Starting with

\[ V = -\int \mathbf{E} \, dx \]  \hspace{1cm} (A7)

we obtain

\[ V_{20} = -\int_{d_1}^{0} \frac{qN_d}{\varepsilon_2} W_2 \, dx - \int_{d_1}^{-W_2} \frac{qN_d}{\varepsilon_2} (x + W_2) \, dx \]  \hspace{1cm} (A8)

where \( V_{20} = V(-W_2) - V(d_1) \). (See Fig. A2.)

From equation (A6),

\[ \mathbf{d}_2 \big|_{d_1} = \mathbf{d}_2(d_1) = \frac{qN_d W_2}{\varepsilon_2} \]  \hspace{1cm} (A9)

and

\[ \varepsilon_2 \mathbf{d}_2(d_1) = qN_d W_2 = qn_{so} \]  \hspace{1cm} (A10)

From equation (A8), the depletion depth can be found as

\[ W_2^2 + 2W_2 d_1 - \frac{2\varepsilon_2 V_{20}}{qN_d} = 0 \]  \hspace{1cm} (A11)

and thus

\[ W_2 = -d_1 + \sqrt{d_1^2 + \frac{2\varepsilon_2 V_{20}}{qN_d}} \]  \hspace{1cm} (A12)
Using equation (A10), and A(12), and noting $\delta_2(0) = \delta_2(d_1^-)$ one finds

$$\varepsilon_2 \delta_2(\vec{d}_1^-) = - q N_d d_1 + \sqrt{q^2 N_d^2 d_1^2 + 2 \varepsilon_2 V_{20} q N_d} = q n_{\text{so}}$$

(A13)

This expression is identical to equation (32).
XII. APPENDIX B

ANALYSIS OF CAMEL GATE FETs (CAMEFETs)

by


Department of Electrical Engineering and Coordinated Science Laboratory
University of Illinois
1101 W. Springfield, Urbana, IL 61801

ABSTRACT

The performance of camel gate GaAs FETs and its dependence on device parameters has been described. In particular, the dependence of the performance on the doping-thickness product of the p⁺ layer was examined. Theoretical calculations indicate that using large p⁺ doping-thickness products provides relatively voltage independent transconductances and large reverse breakdown voltages, both of which are desirable in large signal applications. Decreasing the p⁺ doping increases the transconductance, which is desirable in logic applications. Comparison with performance of fabricated devices indicates good agreement between theory and experiment over a wide range of structural parameters. Microwave measurements on CAMEFETs have yielded a gain of 10 dB at 9 GHz.
Introduction

The principle type of FET used at present for high frequency applications is the MESFET. This device uses a rectifying metal-semiconductor contact for modulating the width of the FET channel. The main virtue of this device is that the submicron dimensions required for high frequency operation are relatively easy to obtain. MESFETs, however, are beset with several problems. The metal-semiconductor contact tends to be unstable, particularly at high operating temperatures, leading to degraded reliability. Further, the barrier height to current conduction is difficult to adjust. Schottky barriers with acceptable characteristics cannot be obtained on some small bandgap semiconductors such as InGaAs unless a tunneling oxide layer is used to enhance the barrier height.

An alternative to the MESFET is the JFET, which employs a p-n junction to modulate the channel. The p-n junction gate allows gate biases of up to +1V to be applied without appreciable gate conduction. However, these devices are relatively difficult to fabricate, particularly with the dimensions required for high frequency operation. In addition, they require that an ohmic contact be made to a p-type semiconductor, which can lead to large gate resistances.

An alternative to the JFET and MESFET has recently been proposed. The camel gate FET (CAMFET) uses very thin n⁺ and p⁺ layers, which together with the channel form a camel diode, to modulate the channel current. Use of the camel gate provides several advantages, including ease of fabrication, large barrier heights, and the potential for improved reliability and power handling capability.
Previously, some preliminary experimental results as well as the equations describing the camel gate FET have been presented. In this paper, the results of some theoretical calculations regarding the operation of the camel gate FET and their correlations with experimental results will be discussed.

**Theoretical Performance**

The basic structure of the camel gate FETs described here is illustrated in Figure B1, and the conduction band edge energy diagram of a homostructure device is illustrated in Figure B2. The structure consists of an undoped GaAs or (Al,Ga)As buffer layer, an n-type GaAs channel layer, a p+ GaAs or (Al,Ga)As layer, and an n+ GaAs layer. The parameters of the device are chosen so that the p+ layer is fully depleted in equilibrium. In the subsequent discussion, the device parameters are denoted as follows: \( N_d^+, N_a^+ \), and \( N_d \) are the dopings of the \( n^+ \), \( p^+ \) and channel layers, respectively; \( t, d, \) and \( W \) denote the thickness of the \( p^+ \) layer, and the depletion depths into the \( n^+ \) and channel layers; and \( \phi_B \) is the barrier height to current conduction via thermionic emission; and \( V_{n1} \) and \( V_{n2} \) denote positions of the Fermi level relative to the conduction band edge in the channel and \( n^+ \) layers, respectively.

In order to understand how a camel gate FET operates, a theoretical description is useful. The describing equations of the camel gate FET are as follows. The channel depletion depth \( W \) satisfies

\[
aW^2 + \beta W + \gamma = 0
\]  

(B1)

where
\[ a = \frac{q}{2\varepsilon_1} N_d \left( 1 - \frac{N_i}{N_d^+} \right) \]  
(B2)

\[ \beta = \frac{qN_A t}{\varepsilon_2} \left( 1 + \frac{s_2}{s_1} \frac{N_a}{N_d^+} \right) \]  
(B3)

\[ \gamma = V_{n_2} - V_{n_1} + V_a - \frac{qN_A t^2}{2s_2} \left( 1 + \frac{s_2}{s_1} \frac{N_a}{N_d^+} \right) \]  
(B4)

and \( q \) is the electronic charge, \( \varepsilon_1 \) the dielectric constant of the \( n^+ \) and channel layers, \( \varepsilon_2 \) the dielectric constant of the \( p^+ \) layer, and \( V_a \) is the forward gate bias. The gate depletion capacitance \( C_{gs} \), saturated velocity intrinsic transconductance \( g_m^* \), barrier height \( \phi_B \), and depletion depth \( d \) are given respectively by

\[ C_{gs} = \frac{A}{t} \frac{1 + \frac{s_2}{s_1} \frac{N_a}{N_d^+}}{\varepsilon_2} \left( 1 - \frac{N_d}{N_d^+} \right) \frac{\frac{W}{t} \left( 1 - \frac{N_d}{N_d^+} \right)}{\varepsilon_1} \]  
(B5)

\[ g_m^* = \frac{v_s Z}{\frac{t}{s_2} \left( 1 + \frac{s_2}{s_1} \frac{N_a}{N_d^+} \right) + \frac{W}{s_1} \left( 1 - \frac{N_d}{N_d^+} \right)} \]  
(B6)

\[ \phi_B = \frac{qN_A}{2s_2} \left( t - \frac{W}{N_a} \right)^2 + \frac{qN_d^+}{2s_2} \left[ \frac{N_a}{N_d^+} \left( t - \frac{W}{N_a} \right) \right]^2 \]  
(B7)

and

\[ d = t \frac{N_a}{N_d^+} - W \frac{N_d}{N_d^+} \]  
(B8)

where \( A \) is the effective gate area, \( Z \) the effective gate length, \( v_s \) the electron saturation velocity, and \( \Delta E_c \) the conduction band edge discontinuity at the \( p^+ \)-channel layer interface. In the following, the results of
calculations based on these equations will be presented. The values of the FET parameters used in the calculations were $N_{d}^{+} = 7 \times 10^{18}$ cm$^{-3}$, $N_{d} = 2 \times 10^{17}$ cm$^{-3}$, and $t = 100$ Å, which are typical of actual devices. Since the doping-thickness product of the p$^+$ layer is most important in determining the performance of the device, the calculations were made for three different values of the p$^+$ layer doping $N_{a}$: $4 \times 10^{18}$, $7 \times 10^{18}$ and $1 \times 10^{19}$ cm$^{-3}$. The p-layer semiconductor was assumed to be GaAs.

Figure B3 shows the barrier height $\Phi_B$ as a function of gate reverse bias (i.e., gate negative with respect to the source). The barrier height is very sensitive to the p$^+$ doping level $N_{a}$, varying from a zero bias value of 1.2 V for $N_{a} = 1 \times 10^{19}$ cm$^{-3}$ down to 0.3 V for $N_{a} = 4 \times 10^{18}$ cm$^{-3}$. The barrier height may be increased by increasing the thickness and doping of the p$^+$ layer and decreasing the dopings of the n$^+$ and channel layers. In theory, the maximum barrier height possible is the semiconductor bandgap, the limit arising due to tunneling of electrons from the valence band in the p$^+$-layer to the conduction band of the n$^+$ layer. A larger bandgap material, such as (Al,Ga)As may be used to enhance the barrier height, although this has little effect on the potential depleting the channel.

An interesting feature of the barrier height in the camel gate FET is that it has a much stronger dependence on the gate voltage than does that of a Schottky barrier. Indeed, if the p$^+$ layer is lightly doped, the barrier height may be reduced to near zero with the application of a small reverse bias, leading to heavy gate conduction. By choosing the structural parameters properly, however, large barrier heights may be maintained for reverse gate biases in excess of 30 V.
The dependence of the depletion depth \( W \) into the FET channel on gate bias is illustrated in Figure B4. For comparison purposes, the depletion depth of a Schottky barrier with a 0.8 V built-in voltage is also illustrated. The depletion depth of a camel gate increases more slowly with applied bias than does that of a Schottky gate. This effect is related to the fact that the total charge in the depleted regions of the camel gate is fixed, and to the resulting reduction in barrier height with reverse bias.

Figure B5 gives the relation between \( d \), the depletion depth into the \( n^+ \) layer, and the gate bias. The decrease in depletion depth with increasing reverse bias is a consequence of charge conservation. The sum of the charges in the \( n^+ \) and channel depletion layers is equal to the charge in the \( p^+ \) layer. Consequently, under reverse bias, an increase in the charge in the channel depletion layer must be accompanied by a corresponding decrease in that of the \( n^+ \) depletion layer. The depletion depth for \( N_a = 1 \times 10^{19} \text{ cm}^{-3} \) is about 100 \( \AA \). For \( N_d^+ = 7 \times 10^{18} \text{ cm}^{-3} \), surface states will deplete about another 120 \( \AA \), so that provided the \( n^+ \) layer thickness is less than about 200 \( \AA \), it will be fully depleted. As discussed later, this fact can greatly simplify the fabrication of the FET.

The intrinsic transconductance, \( g_m \), of a CAMFET operating in the saturated velocity limit is illustrated in Figure B6. The saturation velocity was assumed to be \( 1.4 \times 10^7 \text{ cm/s} \). Again, the corresponding \( g_m \) for a MESFET with a 0.8 V barrier height is also indicated. By choosing a small \( p^+ \) doping, \( N_a \), a large \( g_m \) can be obtained. Conversely, a large \( N_a \) yields a small \( g_m \). Note also that for large \( N_a \), \( g_m \) shows a relatively small variation with gate bias. Such a device should yield reduced third harmonic distortion and thus perform well as a linear amplifier.
The high frequency performance of an FET depends not only on the transconductance but on the gate capacitance \( C_{gs} \), which is illustrated in Figure B7. It is important to note that, for short channel devices, the ratio \( g_m/C_{gs} \) depends only on geometrical factors and material parameters, and not on the structure of the layers. Consequently, the high frequency performance of camel gate FETs should be similar to that of MESFETs.

**Experimental Performance**

In order to investigate the properties of CAMFETs, a large number of devices with a wide range of parameters were fabricated. The layers from which these devices were fabricated were grown using molecular beam epitaxy on (100) Cr-doped semi-insulating substrates. The basic structure of the layers was given in Figure B1. The dopants used for the channel, \( p^+ \) and \( n^+ \) layers were Si, Be and Sn, with typical layer thicknesses of .2 \( \mu \)m, 100 \( \AA \) and 200 \( \AA \), respectively. FETs were fabricated from the layers by first etching mesas and photolithographically defining the source and drain patterns. A AuGe/Ni/Au source and drain metallization was evaporated, lifted off, and alloyed into the FET channel at 400°C for 1 minute in an \( H_2 \) atmosphere. This procedure yielded contacts with specific contact resistivities in the low \( 10^{-6} \) \( \Omega \) cm\(^{-2} \) range. The gate patterns were then defined and a Au gate metallization evaporated and lifted off. Alloying of the gate metal was not necessary because of the heavy doping of the \( n^+ \) GaAs layer. That the contacts were ohmic was verified experimentally, with good contacts being obtained for \( n^+ \) dopings as low as 4 \( \times \) \( 10^{18} \) cm\(^{-3} \). The completed devices had a 3 \( \mu \)m source drain spacing, a 1 \( \mu \)m gate length, and a 145 \( \mu \)m gate width.
It is important to note that, other than the mesa etch, no etching is required in the fabrication of the CAMFET. In particular, etching of the n+ and p+ layers is not necessary because, as described earlier, for sufficiently thin n+ layers, both the n+ and p+ layers are fully depleted and thus cannot contribute to conduction between the gate and source and drain.

As mentioned in the theory section, the doping-thickness product of the p+ layer is most important in determining the properties of the camel gate. Thus several layers were grown with varying p+ dopings and with the rest of the parameters similar. The parameters chosen were nominally \( N_p^+ = 6 \times 10^{18} \text{ cm}^{-3} \), \( N_d = 8 \times 10^{16} - 2 \times 10^{17} \text{ cm}^{-3} \) and \( t = 100 \text{ A} \), and the n+ layer thickness was 200 A. The p+ doping was varied between \( 5 \times 10^{17} \text{ cm}^{-3} \) and \( 2 \times 10^{19} \text{ cm}^{-3} \).

Figure 68 shows the drain I-V characteristic of a CAMFET with \( N_a = 3.5 \times 10^{18} \text{ cm}^{-3} \) and \( N_d = 8 \times 10^{16} \text{ cm}^{-3} \), while Figure 69 shows the characteristic of a device with \( N_a = 6 \times 10^{18} \) and \( N_d = 1.5 \times 10^{17} \text{ cm}^{-3} \). Both devices had Al\(_{0.3}\)Ga\(_{0.7}\)As p+ layers. The transconductance of the device with the more heavily-doped p-layer is smaller and varies less with gate bias than that of the more lightly doped device. This performance is consistent with the general trend that heavier p+ doping leads to smaller, more uniform transconductances. These experimental results also agree with the theory.

Figures B10 and B11 give both the experimental and theoretical capacitance-voltage characteristics for FATFETs fabricated on the same wafers as the devices in Figures B8 and B9, respectively, as well as experimental characteristics for Schottky-barrier FATFETs with comparable channel dopings and identical geometries. The capacitance of the FATFET of Figure B10, which has the more lightly doped p+ layer, is quite comparable with that of the MESFET. The transconductances, forward gate-source I-V characteristics and
source resistances were also very similar. These results are consistent with the CAMPET's theoretical zero bias barrier height of 0.85 V. In contrast, the capacitance as well as transconductance of the camel FATFET with the more heavily doped $p^+$-layer is smaller than that of the MESFET. The theoretical zero bias barrier height of this device was 1.35 V. Note the excellent agreement between theoretical and experimental capacitances in both figures.

The reverse gate-drain breakdown voltage was very sensitive to $p^+$ doping. For heavy $p^+$ dopings, as in the device of Figure B9, breakdown voltages of up to 30 V were obtained, compared with 10 V for MESFETs of similar geometry fabricated in our laboratory. Assuming a uniform channel field, for the given device geometry a 30 V breakdown voltage corresponds to a channel field of 300 kV/cm. This value is comparable to the breakdown voltage of bulk GaAs. In addition, the breakdown of the devices with heavily doped $p^+$ layers is very abrupt, characteristic of avalanche breakdown. As the $p^+$ doping was decreased, the breakdown voltage also decreased. For example, the device with a $p^+$ doping of $5 \times 10^{17}$ cm$^{-2}$ had a breakdown voltage of only 6 V. Further, breakdown of the more lightly doped devices tended to be quite "soft". These results again agree well with the theory, which predicts that for large $p^+$ dopings, appreciable barrier heights should be maintained even under large reverse bias. In this case, avalanching due to excessive fields should be the breakdown mechanism. On the other hand, smaller $p^+$ dopings should result in the barrier becoming very small at relatively small reverse gate biases. This barrier lowering gives rise to the current conduction at breakdown and the soft breakdown characteristics.

The implications of the experimental results presented above are that for power FETs, for which constant transconductances, large barrier heights, and
large breakdown voltages are desirable, the $p^+$ layer should be heavily doped. For logic applications, the speed is related to $g_m/C_{gs}$. Because parasitics can dominate the $C_{gs}$ term, a large $g_m$ and thus a smaller $p^+$ doping is indicated. Logic applications may also require larger barrier heights for compatibility with other circuits, and these may be obtained as well, although at the cost of reduced $g_m$.

Although larger $p^+$ doping-thickness products give larger barrier heights and more uniform $g_m$, eventually a product is reached for which the $p^+$ layer is no longer fully depleted. This results in shorting of the gate to the source and drain and necessitates etching of the $n^+$ and $p^+$ layers, which can be done by using the gate metal as a mask. The gate in this case consists of back-to-back diodes. Nevertheless, devices with good characteristics can still be obtained, as indicated in Figure B12.

In addition to varying the $p^+$ layer doping, the $n^+$ layer thickness was varied to determine the maximum thickness that would still be fully depleted. For a $p^+$ doping of $6 \times 10^{18} \text{ cm}^{-3}$ this thickness was found to be about 600 Å. Calculation of the depletion by the surface potential and by the $p^+$ layer, assuming a surface potential of 0.7 V and uniform doping profiles indicated an $n^+$ layer thickness of only 200 Å. The reason for the difference between these two values is not completely understood at this time, but may be due to surface segregation of the Sn in the $n^+$ layer. This surface segregation could result in a nonuniform doping profile and thus in a larger depleted thickness than for a uniform profile.

An important factor in determining the commercial viability of the CAMFET is the ability to obtain the required control over layer dopings and thicknesses. For many applications, very uniform, controllable FET
characteristics over a large area are required. Clearly, the blessing of easy variation in CAMFET parameters with the $p^+$ layer doping-thickness product can become a curse if the dopings and thicknesses cannot be adequately controlled. Although a detailed analysis has not been performed, experimental results for MBE grown layers indicate the required doping profiles and in particular, $p^+$ layer charge, are obtained. And with current MBE technology, which employs rotating substrate holders, the uniformity requirements should be easily satisfied, making CAMFETs competitive with Schottky barrier FETs.

As a final note, microwave measurements on CAMFETs have been made. Figure B13 shows the maximum available gain (MAG) versus frequency characteristic for a device similar to that shown in Figure B8. The gain is approximately 10 dB at 9 GHz, and the cutoff frequency is about 30 GHz.

Conclusions

Based on the preceding discussion, camel gate FETs appear to have several virtues. Principle among these is the wide range of FET characteristics which may be obtained by varying the gate layer dopings and thicknesses. For given $n^+$ and channel layer dopings, a large $p^+$ doping-thickness product yields large gate-drain breakdown voltages and a relatively voltage independent transconductance, both of which are desirable in large signal applications. By using a small $p^+$ doping, larger transconductances, desirable in logic applications, may be obtained. Together with their ease of fabrication and potential for improved reliability, the advantages of camel gates should in future prove useful in a wide variety of applications.
XIII PUBLICATIONS UNDER THIS CONTRACT

Book Chapters:


H. Morkoç, "Modulation Doped Al$_x$Ga$_{1-x}$As/GaAs Field Effect Transistors (MODFETs)," Analysis, Fabrication and Performance, Martinus Nijhoff Publishers, The Netherlands, 1983 (Based on a lecture given at NATO Advanced School on MBE and Heterostructures, March 7-9, 1983.)

Publications:


T.J. Drummond, H. Morkoč, K.Y. Cheng and A.Y. Cho, "Current Transport in Modulation Doped Ga_0.47In_0.53As/Al_0.48In_0.52As Heterojunctions at Moderate Fields," J. Appl. Phys., Vol. 53, pp. 3654-3657 (1982).


K. Lee, M. S. Shur, T. J. Drummond, S. L. Su, W. G. Lyons, R. Fischer
and H. Morkoç, "Design and Analysis of Modulation Doped (Al,Ga)As/GaAs
FETs (MODFETs)," J. Vacuum Science and Technol., in print.

K. Lee, M. S. Shur, T. J. Drummond and H. Morkoç, "Electron Density of
the Two-Dimensional Electron Gas in Modulation Doped Layers, J. Appl. Phys.,
in print.

R. Fischer, J. Klem, T.J. Drummond, R.E. Thorne, W. Kopp, H. Morkoç and
A.Y. Cho, "Incorporation Rates of Ga and Al on GaAs During Molecular Beam
in print.

T.J. Drummond, J. Klem, D. Arnold, R. Fischer, R.E. Thorne, W.G. Lyons and
H. Morkoç, "Use of a Superlattice to Enhance the Interface Properties
REFERENCES


22. J. S. Harris and D. L. Miller, private communication.


References


FIGURE CAPTIONS

Fig. 1. Band diagram (drawn to scale) of a single period Al$_{x}$Ga$_{1-x}$As/GaAs modulation doped heterostructure having an undoped Al$_{x}$Ga$_{1-x}$As spacer layer thickness of 100 Å. The electron concentration in the Al$_{x}$Ga$_{1-x}$As is $10^{18}$ cm$^{-3}$.

Fig. 2. A schematic representation of a cross-sectional view of a MODFET with the Al$_{x}$Ga$_{1-x}$As on top of the GaAs. Source and drain contacts are diffused in to reach the 2DEG plane. The gate metal (Al) is deposited after the channel has been recessed by chemical etching. The cap layer of GaAs is optional.

Fig. 3. Conduction band edge diagram of a single period modulation doped heterostructure.

Fig. 4. Conduction band edge energy in the Al$_{x}$Ga$_{1-x}$As away from the heterointerface with respect to the doping density for 300 and 77 K lattice temperatures.

Fig. 5. The energy correction term arising from the degeneracy in the Al$_{x}$Ga$_{1-x}$As (without depletion approximation) as a function of the donor concentration in the Al$_{x}$Ga$_{1-x}$As layer.

Fig. 6. Interface sheet electron 2DEG concentration vs. the doping level in the Al$_{x}$Ga$_{1-x}$As layer.

Fig. 7. Interface Fermi potential ($E_{F1}$) vs. the sheet carrier concentration.

Fig. 8. Interface sheet carrier concentration vs. the undoped spacer layer thickness.

Fig. 9. Conduction band edge diagram of a single period modulation doped structure with a Schottky barrier deposited on the Al$_{x}$Ga$_{1-x}$As layer. Note that the Al$_{x}$Ga$_{1-x}$As layer is shown to be depleted entirely by a combination of the Schottky gate and the space charge balancing the 2DEG.
Fig. 10. Channel potential along the gate of a field effect transistor.

Fig. 11. Assumed velocity vs. electric field characteristics, two piece and three piece models. The three piece model is for closely matching the cryogenic temperature velocity-field characteristic. Here $F_2$ corresponds to $\delta_c$ in the text.

Fig. 12. The normalized gate-to-source capacitance vs. the normalized drain voltage.

Fig. 13. The normalized gate-to-drain capacitance vs. the normalized drain voltage.

Fig. 14. Cross-sectional view of a MODFET with a 1.0um gate length and a 3.0um source-drain (channel) length.

Fig. 15. Top view of a MODFET having dimensions indicated in the Fig. 14 caption.

Fig. 16. Schematic diagram of a microwave carrier with 50\Omega input and output microstrip lines used for rf measurements.

Fig. 17. Drain saturation current (for a device width $W = 145$ um) vs. gate voltage of a N-ON MODFET.

Fig. 18. Drain saturation current (for a device with $W = 145$ um) vs. gate voltage of a N-OFF MODFET.

Fig. 19. Three terminal output characteristics of the N-on and N-off MODFETs. Solid lines indicate the results of the three piece model, dots show measured data points and the broken lines show the two piece velocity-field characteristic result.

Fig. 20. Output drain characteristics of a N-ON MODFET with $d_1 = 40$ Å and a N-OFF MODFET with $d_1 = 20$ Å. Both characteristics are for $Z = 145$ um.
Fig. 21. Intrinsic transconductance per mm of gate width given by
\( g_m/(1-g_m R_s) \) as a function of the undoped Al\(_x\)Ga\(_{1-x}\)As layer
thickness. Dotted lines assume non-degeneracy and solid lines
assume degeneracy of doping in the Al\(_x\)Ga\(_{1-x}\)As. \( V_{off} = 0.2 \) V,
\( \mu = 7,000 \) cm\(^2\)/Vs and \( L = 1 \) \( \mu \)m.

Fig. 22. Saturation current vs. gate voltage characteristics for N-on and N-off
MODFETs with \( d_1 = 40 \) \( \AA \). The measured data are presented as open
circles (\( Z = 145 \) \( \mu \)m).

Fig. 23. Static electron mobility vs. electric field in a modulation doped
GaAs/Al\(_x\)Ga\(_{1-x}\)As heterostructures deduced from pulse measurements
up to an electric field of 2 kV/cm. Monte Carlo calculation
up to 6 kV/cm are also shown for comparison for pure GaAs and
GaAs doped to \( 10^{17} \) cm\(^{-3}\).

Fig. 24. Drift velocity vs. electric field in a modulation doped hetero-
structure up to an electric field of 300 V/cm. GaAs with an
ion concentrations of \( 10^{15} \) and \( 10^{17} \) cm\(^{-3}\) is also shown (Monte
Carlo calculations).

Fig. 25. Drain I/V characteristics of a modulation doped FET having gate
dimensions of 1 \( \mu \)m x 290 \( \mu \)m at 300 K (a) and 77 K (b).

Fig. 26. Drain saturation as a function of gate voltage of the device
shown in Fig. 25. For comparison, the saturation current of a
high performance Fujitsu device is also shown.

Fig. 27. Calculated transconductance as a function of gate voltage
using drain current vs. gate voltage characteristics shown in
Fig. 26.
Fig. 28. Propagation delay vs. power consumption chart obtained from ring oscillators made from devices competing for high speed including the MODFETs.

Fig. A1. Electric field vs. distance, x, in the space charge region.

Fig. A2. Potential vs. distance in the space charge region.

Fig. B1. Schematic cross-section of a camel gate FET.

Fig. B2. Conduction band edge energy diagram of a homostructure camel gate FET. The shading denotes the depletion regions in the n+, p+ and n layers.

Fig. B3. Barrier height to current conduction via thermionic emission $\phi_B$ vs. gate reverse bias.

Fig. B4. Depletion depth W into the FET channel vs. gate reverse bias. The depletion depth for a .8 V Schottky barrier gate is also indicated.

Fig. B5. Depletion depth d into the n+ layer vs. gate reverse bias.

Fig. B6. Intrinsic transconductance of a CAMFET operating in the saturated velocity limit vs. gate reverse bias, as well as that of a Schottky gate FET.

Fig. B7. Gate capacitance per unit area vs. gate reverse bias.
Fig. B8. Drain I-V characteristic of a CAMFET with $N_a = 3.5 \times 10^{18} \text{ cm}^{-3}$ and $N_d = 8 \times 10^{16} \text{ cm}^{-3}$.

Fig. B9. Drain I-V characteristic of a CAMFET with $N_a = 6 \times 10^{18} \text{ cm}^{-3}$ and $N_d = 1.5 \times 10^{17} \text{ cm}^{-3}$.

Fig. B10. Experimental and theoretical gate capacitances for a FATFET fabricated on the same wafer as the device of Figure 8, as well as the experimental gate capacitance of a Schottky barrier FATFET with identical geometry and similar channel doping. The FATFET area is $4.6 \times 10^{-4} \text{ cm}^2$.

Fig. B11. As in Figure 10, for a FATFET fabricated on the same wafer as the device of Figure 9.

Fig. B12. Drain I-V characteristic of a device with a back-to-back diode gate. The $p^+$ doping is about $1.6 \times 10^{19} \text{ cm}^{-3}$.

Fig. B13. Maximum available gain vs. frequency for a CAMFET similar to that of Figure 8.
Table I. Measured and theoretical maximum values of transconductance and saturation current. Theoretical values are in parentheses. The values of source resistances are those employed in fitting the theoretical curve to the data.

Table II. The junction depletion depth, \( d_i \), for each spacer layer thickness and the doped layer thickness, \( d_d \), used in modelling each device is given as well as the total \( Al_{x}Ga_{1-x}As \) layer thickness \((d_i + d_d)\). The calculated gate capacitance represents an upper limit.
Depleted: $x = 0.35$

$n_{(Al,Ga)As} = 1.5 \times 10^{18}/cm^3$

$N_S = 1.14 \times 10^{12}/cm^2$

$T = 300 K$

$0.2 \text{ eV}$

$50 \text{ Å}$

Fig. 1
Source
Gate
Drain
2 DEG
n\textsuperscript{+} GaAs
n(Al,Ga)As
(Al,Ga)As
GaAs
GaAs Buffer
S.I. Substrate

Fig. 2
$V(-W_2)$ in Al$_{0.3}$Ga$_{0.7}$As

- $77\, K$
- $300\, K$

- Boltzmann Statistics
- Fermi-Dirac Statistics

Doping Density (cm$^{-3}$)

Fig. 4
Fig. 6
Fig. 9

- $q\phi_b$
- $qV_2$
- $-qV_G$
- $E_F = 0$
- $E_i$
- $E_0$
- $d_d$
- $d_i$
- Doped
- Undoped
Fig. 10

Channel Voltage

$V_c(x)$

$V_{D'}$

$x=0$

$x=L$

Distance
Fig. 15

- Drain
- Gate, 1 μm
- Source
MODULATION DOPED QAAS/AL SUB XGA SUB (1-X)AS LAYERED STRUCTURES WITH APPL... (U) ILLINOIS UNIV AT URBANA H MORKOC 15 FEB 82 AFOSR-TR-83-0146 AFOSR-80-0084
Fig. 21

Transconductance (mS/mm)

Undoped Layer Thickness (Å)

\( N_d = 2 \times 10^{19} \text{ cm}^{-3} \)

\( N_d = 2 \times 10^{18} \text{ cm}^{-3} \)

\( N_d = 1 \times 10^{18} \text{ cm}^{-3} \)

\( N_d = 7 \times 10^{17} \text{ cm}^{-3} \)
Fig. 25
Fig. A1

Fig. A2
GaAs or (Al, Ga)As

n GaAs Channel

Source  Gate  Drain

\textsuperscript{n} GaAs
\textsuperscript{p} (Al, Ga)As

Fig. 81
Schottky Barrier
Na = 1 \times 10^{19} \text{ cm}^{-3}
Na = 7 \times 10^{18} \text{ cm}^{-3}
Na = 4 \times 10^{18} \text{ cm}^{-3}

Gate Reverse Bias (Volts)

W (Angstroms)

20 \times 10^2
15
10
5
0
5.0
4.0
3.0
2.0
1.0
0

Fig. 8a
Fig. A5

- $d$ (Angstroms)
- Gate Reverse Bias (Volts)

- $Na = 1 \times 10^{19} \text{ cm}^{-3}$
- $Na = 7 \times 10^{18} \text{ cm}^{-3}$
- $Na = 4 \times 10^{18} \text{ cm}^{-3}$
Fig. 87

Gate Reverse Bias (Volts)

Schottky Barrier
- Na = 1 x 10^{19} \text{cm}^{-3}
- Na = 7 x 10^{18} \text{cm}^{-3}
- Na = 4 x 10^{18} \text{cm}^{-3}

Capacitance (\text{pF/mm}^2)

4.0 \times 10^3

2.0

1.0

0

0.0

1.0

2.0

3.0

4.0

5.0

VP-220
Fig. B9
Fig. 810
Fig. B13

CAMFET
$V_D = 5\text{V}$

$V_G = -0.5\text{V}$

$V_G = -1.0\text{V}$
DATE
ILME