LEVEL

A CCD MONOLITHIC LMS ADAPTIVE ANALOG SIGNAL PROCESSOR INTEGRATED CIRCUIT

FINAL REPORT

Contract No. N00173-77-C-0328

March 1980

Research Sponsored By:
NAVAL ELECTRONIC SYSTEMS COMMAND N00039
Code 304, L.W. Sumney
Washington, D.C. 20360

Research Directed by:
NAVAL RESEARCH LABORATORY N00173
Code 5213, Dr. G.W. Anderson
Washington, D.C. 20375

By
Marvin H. White and Ingham A.G. Mack
WESTINGHOUSE DEFENSE AND ELECTRONIC SYSTEMS CENTER
Systems Development Division
Advanced Technology Labs.
Baltimore, Maryland 21203
This report describes the implementation of a recursive stochastic algorithm, the least mean square (LMS) error algorithm, in a 16-tap weight monolithic CCD adaptive analog signal processor with electrically-reprogrammable MOS analog conductance weights. The analog and digital peripheral on-chip circuits are provided with CMOS technology.
TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Acknowledgements</td>
<td>iv</td>
</tr>
<tr>
<td>Abstract</td>
<td>vi</td>
</tr>
<tr>
<td>I. INTRODUCTION</td>
<td>1-1</td>
</tr>
<tr>
<td>II LMS ERROR ALGORITHM</td>
<td>2-1</td>
</tr>
<tr>
<td>Adaptive Filter: Direct Technique</td>
<td>2-3</td>
</tr>
<tr>
<td>Adaptive Filter: LMS Algorithm Approach</td>
<td>2-6</td>
</tr>
<tr>
<td>LMS Clipped Data: Algorithm Characteristics</td>
<td>2-13</td>
</tr>
<tr>
<td>III. CCD MONOLITHIC ADAPTIVE SIGNAL PROCESSOR</td>
<td>3-1</td>
</tr>
<tr>
<td>Adaptive Filter Generalized Block Diagram</td>
<td>3-1</td>
</tr>
<tr>
<td>Description of Basic Components</td>
<td>3-6</td>
</tr>
<tr>
<td>Chip Timing and Clock Generation Circuitry</td>
<td>3-42</td>
</tr>
<tr>
<td>Features of the Monolithic Adaptive Filter</td>
<td>3-47</td>
</tr>
<tr>
<td>IV. FABRICATION TECHNOLOGY</td>
<td>4-1</td>
</tr>
<tr>
<td>V. APPLICATIONS</td>
<td>5-1</td>
</tr>
<tr>
<td>Adaptive Noise Cancellation</td>
<td>5-1</td>
</tr>
<tr>
<td>Adaptive Linear Prediction for Narrowband Speech/Voice Processing</td>
<td>5-6</td>
</tr>
<tr>
<td>Adaptive Echo Cancellation Filters</td>
<td>5-10</td>
</tr>
<tr>
<td>System Modeling</td>
<td>5-12</td>
</tr>
<tr>
<td>VI. CONCLUSIONS</td>
<td>6-1</td>
</tr>
<tr>
<td>Appendix A</td>
<td>A-1</td>
</tr>
</tbody>
</table>
ABSTRACT

This report describes the implementation of a recursive, stochastic, algorithm, the Least-Mean-Square (LMS) Error algorithm, in a 16-tap weight CCD monolithic analog adaptive filter with electrically-reprogrammable MOS analog conductance weights. The analog and digital peripheral MOS on-chip circuits are provided with CMOS technology.
ACKNOWLEDGEMENTS

We would like to express our appreciation to Westinghouse personnel, F. J. Kub, M. Evey, R. Booth, Dr. G. M. Borsuk and Dr. D. R. Lampe for their technical contributions during the program and Dr. P. M. Pan for his support of CCD Adaptive Signal Processing. We would like to specifically express our appreciation to Dr. D. F. Barbe, Navy R&D Office, and Dr. W. D. Baker, formerly of NRL, for their continued support of CCD Programs for Signal Processing. A special thanks to Lisa Moore for assistance in the preparation of the final report.
I. INTRODUCTION

The recommendation of an early study program\(^1\) was to examine the possibility of electrically reprogrammable analog weights at tap positions along a CCD analog delay line in order to form a basic linear combiner for adaptive filtering. A step was taken in this direction with the development of a serial in/parallel out (SI/PO) CCD\(^2\) with a floating clock electrode circuit for the attachment of conductance weights.\(^3\) The latter circuit combined the advantages of MOS and bipolar technologies\(^4\) to sense non-destructively the signal charge under a floating gate electrode in the form of displacement charge stored on a MOS transistor amplifier.\(^5\)

---


The concept of electrically reprogrammable analog conductance weights was introduced with the use of non-volatile MNOS memory transistors biased in their triode regions.\textsuperscript{6-7} The intent of this approach was to realize adaptive filters based on the least-mean-square (LMS) error algorithm\textsuperscript{8} to optimize the weights and provide storage of the weights for several minutes or longer based upon some anticipated applications.\textsuperscript{9} In addition, many applications required a large number of tap weights which placed severe limitations on the use of multiplying digital-to-analog converters (MDAC's)\textsuperscript{10} at each tap site\textsuperscript{11} or in a multiplexed manner.\textsuperscript{12}


Our experience with MNOS memory transistors \(^{13}\) for over a decade, since 1965, and the long-term endurance of these devices to cycling, \(^{14}\) made the non-volatile transistor a logical selection for a long-term analog storage element with multiplying capabilities. In addition, we had worked on the combination of CCD and MNOS technologies to achieve a monolithic charge-addressed memory cell. \(^{15}\) Thus, we constructed a 2-tap weight, hybrid, CCD adaptive filter based upon the use of non-volatile MNOS memory transistors as the analog convolver-type weights. \(^{16-18}\) The results of these studies indicated the feasibility of constructing a monolithic CCD adaptive filter based on the LMS error algorithm. During the study of the 2-tap weight CCD adaptive filter, we realized the difficulty in obtaining uniform MNOS analog characteristics and the requirement for a number of accurate analog programming voltages to adjust the device threshold voltage. These difficulties off-set the long-term storage assets of the MNOS memory transistor and we focused on a new concept for the monolithic implementation


of programmable analog conductance weights, namely, the bi-directional, charge-control, technique which employs a single-stage CCD structure with each programmable MOS analog conductance. The storage and accumulation of weight values is accomplished with the capacitance associated with each MOS transistor, and is therefore limited by the thermal leakage currents; however, the technique is readily integratable on a monolithic chip and the weight values may be dynamically refreshed once they are optimized, if long-term storage is required in some applications.

This report is a summary of the work performed to realize a 16-tap, CCD Adaptive Analog Signal Processor which uses the LMS Algorithm and is implemented as a monolithic integrated circuit with CMOS technology. The report begins with a historical perspective of the LMS algorithm, followed by a discussion of the monolithic implementation of the LMS Adaptive Signal Processor, and a description of the fabrication technology, applications of the chip, and a final section of conclusions. This development of a CCD Adaptive Analog Signal Processor is the first implementation of such a structure in the form of low cost, low power, integrated circuits with attendant high performance and reliability. This structure may be "pictured" as a smart microprocessor in which the internal parameters (weights) are continuously changed or updated to optimize a system performance index.
II. LMS ERROR ALGORITHM

The history of adaptive signal processing might well begin with the introduction of least squares estimation theory by Gauss\(^1\) and Legendre\(^2\). Gauss introduced this technique to solve a large number of redundant equations and extract the "most probable values" of certain astronomical parameters. Modern adaptive filter theory began with the work of Kolmogorov\(^3\) and Wiener\(^4\) on the prediction and filtering of stationary time series. The Weiner/Kolmogorov work provided the basic design criteria for optimal linear filters to suppress noise, perform signal prediction, and smooth statistically stationary signals. The design of these filters for known statistics is well understood\(^5\), but practical considerations places limits on the implementation of such filters. Kalman and Bucy\(^6\) extended the Wiener work to consider the design of time-varying filters for nonstationary signals. In general,

these types of filters have parameters whose values are determined by apriori information on the signal statistics. The so-called Kalman filter represents essentially a recursive solution of Gauss's original least-square problem in which the computational benefits of modern digital computers are used to advantage.7

Adaptive filters are a class of "learning machines" in which the filter design (i.e., weight or parameter adjustments) is self-learning and based upon estimated (measured) statistical characteristics of the input and output signals. Adaptive filtering based on a recursive algorithm (correlation-cancellation loop CCL) was employed in the RF antenna field in the 1950's.8 Two groups working independently, developed techniques for adaptive interference or clutter cancelling. One group worked on radar IF sidelobe clutter cancellers9 with optimization achieved by an algorithm that maximized a generalized signal-to-noise (SNR) ratio.10 The other group worked on a self-optimizing array for control systems based on sampled signals and a least-mean-square (LMS) error algorithm.11 These two adaptive algorithms, although arrived at with different approaches and different objectives, are nevertheless very similar since they both derive their adaptive parameter adjustments by sensing the correlation between

element signals. Thus, both algorithms use the covariance matrix of the set of system inputs and both converge toward the optimum Wiener solution. In this report, we use the LMS error adaptive algorithm developed by Widrow and Hoff of Stanford University in 1959. Widrow, in a recent survey and tutorial article on adaptive noise cancelling, describes the work performed during the 1960's by he and his colleagues at Stanford.

The adaptive filter operates without apriori knowledge of the signal statistics and the filter uses the available data to design an appropriate filter. The general form of an adaptive filter is limited by practical considerations since the inversion and storage of large matrices of data requires a sizeable volume of computer space and real-time signal processing is difficult to accomplish. The iterative LMS error algorithm of Widrow and Hoff requires very little computer time for memory and the algorithm is suitable for real-time processing of large amounts of data. With this algorithm, the statistics of the signals are not measured explicitly to design the filter, but with a recursive algorithm, the weights are adjusted automatically with the arrival of each new data sample.

**ADAPTIVE FILTER: DIRECT TECHNIQUE**

In order to appreciate the degree of computation required in the direct approach to the solution of the least-square-estimation problem, consider the adaptive filter shown in figure 1. We treat the adaptive system as a discrete-time system with the instantaneous error

$$e_m = d_m - y_m$$


where $d_m$ is the so-called desired or primary signal, and $y_m$ is the filter output represented by the convolution of the tap weights and the data samples in the delay line,

$$y_m = \sum_{k=1}^{N} W_k x_{m-k} = W^T x_m$$  \hspace{1cm} (2)

where $W^T$ is the transpose of the weight vector and $x_m$ is the data vector. Combining equations (1) and (2) we can form the expectation value of the mean-squared-error (MSE),

$$E(e_m^2) = E(d_m^2) - 2P^T W + W^T R W$$ \hspace{1cm} (3)

where $P = E(x_m x_{m-k})$ is the steering vector which describes a cross-correlation between the desired response and the input reference data signal, and $R = E(x_{m-n} x_{m-k})$ is the input covariance matrix describing the statistical properties of the reference signal. The important feature of equation (3) is the MSE is a
quadratic function of the weights and may be considered as a concave hyperboidal surface in N-dimensions, where N = number of weights. The process of weight adjustment is to minimize the MSE and this involves descending along the hyperboidal surface to reach the so-called "bottom of the bowl". A popular method to descend along this surface is the gradient technique,

$$\nabla_W E(e_m^2) = -2P + 2RW$$  \hspace{1cm} (4)

and the optimum weight vector, generally called the Weiner Weight Vector, is obtained by setting the gradient to zero,

$$W_{opt} = R^{-1}P$$  \hspace{1cm} (5)

and the minimum MSE is obtained with the substitution of equation (5) into (3) to yield,

$$\min E(e_m^2) = E(d_m^2) - W_{opt}^T P$$  \hspace{1cm} (6)

The conventional approach used to solve for the optimum weights involves a two-step process computing and updating the sample covariance matrix with a block of data and then solving equation (5). In order to accomplish this computation, various numerical algorithms have been investigated such as triangularization\(^1\), Levinson-Robinson\(^2\), Householder-transformation\(^3\), and


Gaussian elimination. These methods, even the most efficient one, require a considerable amount of hardware for real-time operation. The size and power dissipation, in addition to the cost factor, is a principle liability in the so-called direct approach to solving equation (5).

The applications of the adaptive filter are quite broad and perhaps it is fair to classify this device as an adaptive signal processor. The selection of the reference and desired signals in figure 1 determines the particular class of applications. For example, if \( d_m \) were derived from the input reference signal to the filter, then we would have an adaptive linear predictor. A second example is to use \( d_m \) for a signal contaminated with narrow-band noise while the reference input has only the contaminating noise, thereby realizing an adaptive noise canceller.

**ADAPTIVE FILTER: LMS ALGORITHM APPROACH**

An alternative approach to the direct technique is to use a well-known recursive stochastic algorithm known as the least-mean-square (LMS) error adaptive algorithm. The LMS error algorithm is a practical technique for determining in real-time the optimal weights of the linear combiner in figure 1, which minimizes

---


the MSE. The important features of the algorithmic approach to
the solution of equation (5) are, (1) no explicit measurement of
correlation functions, (2) no large memory storage or matrix in-
version, and (3) the accuracy is determined by the statistical
sample size. These advantages permit an adaptive analog signal
processor to be realized as a monolithic integrated circuit.

The minimum of the MSE is found by solving equation (4) with
the method of steepest descent. The weight adjustment of the
linear combiner is performed in a direction proportional to the
negative of this gradient expression. The difference equation
which describes this process in real time is given as,

\[ W_k(m+1) = W_k(m) - \mu \nabla E(e_m^2) \]

where \( \mu \) is a factor which is responsible for the stability and
rate of convergence of the filter. Combining equations (1) - (4)
and (7) we can write

\[ W_k(m+1) = W_k(m) + 2\mu E(e_m x_{m-k}) \]

for the \( k \)th tap. This expression shows that the incremental
weight update is a cross-correlation between the error sequence
and the input reference data sequence. The concept is described
by a cross-correlation function \( \rho_k \) for the \( k \)th tap position:

\[ \rho_k = \sum_{m=1}^{M} e_m x_{m-k} \]

over \( M \) data samples which represent the statistical sample size.
Thus, the process of weight optimization can be pictured as the
point in time when the error sequence is orthogonal to the data
sequence. The result is simply the implementation of the ortho-
gonality principle in N-dimensions. The particular form of the
LMS algorithm, introduced by Widrow and Hoff\(^{12}\), makes the approxi-

2-7
thereby eliminating the need to average over a large block of data samples, which requires large storage or memory capacity. Equation (8) may now be written as,

\[ w_k(m+1) = w_k(m) + 2\mu e_m x_{m-k} \]

which may be likened to a correlation cancellation loop (CCL)\(^{22}\) that removes or cancels from the output signal \(y_m\) any component of the primary input signal \(d_m\) that is correlated with the tapped data reference signal \(x_m\). The cancellation is illustrated in figure 2 with a controlled subtraction of the tapped reference output from the primary input after the former has been adjusted in amplitude to maximize its correlation with the latter. The subtraction process continues until no correlation is detected between the output error and the reference input, at which time the mean input to the integrator is zero. Thereafter, the integrator output, which controls the amplitude adjustment, remains constant unless the input changes. The CCL has two aspects: (1) a correlation between input reference signal samples of the form: \(x_{m-j}x_{m-k}\) and (2) a correlation between the primary and reference inputs of the form: \(d_m x_{m-k}\).

In order to realize an N-point adaptive filter, N such CCL stages are cascaded, as illustrated in figure 2, where each CCL stage is designed to cancel a component of the primary input that is correlated with the delayed version of the reference input. The algorithm described by equation (8) and implemented in figure 2 is called the linear LMS algorithm. It requires an analog delay line with low loss and nondestructive taps to provide delayed signals (i.e., \(x_1 = x(m - 1), x_2 = x(m - 2), \ldots, x_N = x(m - N)\))

at the tap positions. In addition, two 4-quadrant analog multipliers and an integrator or storage element are required for each CCL stage.

The use of conventional 4-quadrant analog multipliers to implement the linear LMS algorithm is not practical. Such devices are generally expensive in discrete form, consume substantial power, and require real estate on an LSI chip. They also lack accuracy and speed which combined with the previous factors makes the 4-quadrant analog multiplier difficult to realize in integrated circuit form. Perhaps, one of the most serious drawbacks of the linear approach, is the variation in multiplier performance due to inaccuracies from such sources as dc offsets from tap to tap. From the standpoint of usage, we note the linear LMS algorithm depends upon the reference input power level and is therefore sensitive to the variations in power level, which determines
the convergence speed of the algorithm. Thus, it is important to seek a solution to the problem of 4-quadrant analog multipliers at each tap position.

In applications where a large number of multipliers are anticipated, such as long-distance telephone communication\textsuperscript{23}, analysis has been performed\textsuperscript{24-26} that indicates the analog multipliers may be replaced by devices which can be implemented inexpensively and with characteristics quite different from the conventional multiplier. The convergence of the filter weights with nonideal multipliers\textsuperscript{26} is an important property of the adaptive filter and makes such a filter very attractive for integration on a silicon chip. Thus, a form of the linear LMS algorithm, which employs a nonideal multiplier of the form

\[ e_m \, \text{sgn}(x_{m-k}) \]  

is called the "clipped-data" LMS algorithm.\textsuperscript{24} This algorithm may be written as,

\[ w_k(m+1) = w_k(m) + 2e_m \frac{x_{m-k}}{m-k} \]  

The error, \( e_m \), is still computed with amplitude and sign information (i.e., in a linear manner), whereas the polarity of the data reference signal is employed to determine the direction of weight adjustment. The non-linear clipper action is written mathematically as,


\[
\text{sgn}(x_{m-k}) = +1, \text{ for } x_{m-k} \geq 0 \\
= -1, \text{ for } x_{m-k} < 0
\] (14)

The N linear multiplications can be replaced by N conditional branch operations which check the sign of \(x_{m-k}\) and on this basis add or subtract the quantity \(2\mu e_m\) from \(w_k(m)\). This elimination of N 4-quadrant multiplications provides a distinct advantage in the speed of operation for the clipped LMS algorithm without a sacrifice in the level of convergence. The speed of adaptation is reduced in comparison with the linear LMS algorithm by a factor of \(\pi/2\) for signals with Gaussian statistics.

The polarity of the reference data may be determined by a single input comparator and stored in a serial digital delay line with non-destructive parallel outputs as illustrated in figure 3. The delay line, as described later, is implemented with a CMOS shift register with parallel outputs. The analog reference input is sampled and stored in an analog delay line, implemented with a charge-coupled device (CCD) characterized by independent non-destructive read-out at the tap locations \(x_1, \ldots, x_N\). The analog and digital delay lines are synchronously clocked and each clock interval finds the analog data, \(x_{m-k}\), and polarity data, \(\text{sgn}(x_{m-k})\) available at the \(k\)th tap location. The clipped-data LMS algorithm is implemented with the binary multiplication of the quantities \(e_m\) and \(x_{m-k}\), which is accomplished by the Exclusive Or gates shown in figure 3. The output of the Exclusive Or gates controls the Polarity Switches which direct the weight update \(2\mu |e_m|\) in an incremental or decremental manner. The output of the filter, \(y_m'\), is subtracted from the primary input, \(d_m'\) to form the error, \(e_m'\), and the sign is obtained with a comparator and the amplitude is obtained with a scaling, absolute-value amplifier.
Figure 3. Clipped-Data LMS Algorithm Implementation of Adaptive Filter With Cascaded CCL's

The electrically reprogrammable analog multipliers may be multiplying digital-to-analog-converters (MDAC's) or MOSFET's operating in their triode region, where they perform the feature of an electrically programmable analog conductance. In the construction of the CCD Adaptive Signal Processor, the MOSFET approach is used because of its simplicity and accuracy as an analog multiplier. The disadvantages of this approach are the absence of long-term weight storage (i.e., weights must be stored on the gate capacitance of the MOSFET as accumulated charge),


and the dc off-sets from tap-to-tap which cause non-uniformities in the multipliers. The algorithm, described in equation (13), eliminates the need for N four-quadrant analog multipliers and replaces these multipliers with conditional branching operations that are readily implemented with switches. The bidirectional charge-control circuit (BC^3) responds to the action of these switches to increment or decrement an amount of charge, which is proportional to the amplitude of the error signal, on the gate capacitance of the MOSFET analog multiplier. The integration is accomplished with the temporary storage features of the gate insulator of the MOSFET.

**LMS CLIPPED DATA: ALGORITHM CHARACTERISTICS**

In this section we will discuss several aspects of the LMS algorithm as applied to the "clipped-data" implementation. The two essential characteristics discussed are (1) transient response and (2) frequency selectivity. The transient response relates to the speed of convergence to achieve a desired accuracy, and the final steady-state weights of the filter. The influence of reference and desired signal amplitudes (including noise) on the transient response are particularly important in the understanding of the algorithm operation. The frequency selectivity is also of importance because the separation of narrowband and broadband signals is accomplished by the operation of the adaptive signal processor on correlated components of reference and desired signals.

(1) **TRANSIENT RESPONSE OF ALGORITHM**

In this section, we will present a simple analysis of a 2-tap weight adaptive filter under the control of the "clipped-data" LMS algorithm. Figure 4 illustrates a block diagram of the adaptive filter. We will analyze this adaptive filter for a sinusoidal signal in the presence of white noise. The analysis is performed for continuous signals, rather than sampled-data signals, in order to simplify the time averaging; however, the general results are applicable to sampled-data operation. A second simplification is the use of time-averaging in order to simplify
Figure 4. A 2-Tap Weight Adaptive Filter With "Clipped Data" LMS Algorithm

the mathematics. The continuous time representation of equation (13), without the Widrow-Hoff approximation, is written as,

\[
\frac{dW_i}{dt} = 2\mu e(t) x(t - jT)
\]  \hspace{1cm} (15)

The desired signal may be written as,

\[
d(t) = d_0 \cos (\omega t + \phi)
\]  \hspace{1cm} (16)

where \(\phi\) is a relative phase-shift with respect to the signal at tap 1. The tapped reference signals are,

\[
x_1(t) = x_0 \cos (\omega t) + n_1(t)
\]  \hspace{1cm} (17)

\[
x_2(t) = x_0 \cos [\omega(t - T)] + n_2(t)
\]
where T is the time delay between tap positions and \( n_1(t), n_2(t) \) are uncorrelated noises at the tap positions. The matrix elements of the covariance matrix (see equation 3) become,

\[
X_1(t) \text{sgn} \left[ X_1(t) \right] = (s+n_1) \text{sgn} (s+n_1) = s \text{sgn} s + n_1 \text{sgn} n_1
\]

\[
= \frac{2X_0}{\pi} + \sqrt{\frac{2}{\pi}} \sigma_n
\]

where

\[
\frac{n_1^2(t)}{n_2^2(t)} = \frac{\sigma_n^2}{\sigma_n^2} = 0
\]

\[
\frac{n_1(t)n_2(t)}{sn_1} = \frac{sn_2}{sn_2} = 0
\]

Calculation of the remaining matrix elements yields

\[
X_1(t) \text{sgn} \left[ X_2(t) \right] = X_2(t) \text{sgn} \left[ X_1(t) \right] = \frac{2X_0}{\pi} \cos \omega T
\]

\[
d(t) \text{sgn} \left[ X_1(t) \right] = \frac{2d_0}{\pi} \cos \phi
\]

\[
d(t) \text{sgn} \left[ X_2(t) \right] = \frac{2d_0}{\pi} \cos (\omega T + \phi)
\]

which yields the weight equation (see equation 15):

\[
\frac{d}{dt} \begin{pmatrix} W_1 \\ W_2 \end{pmatrix} = 4\mu d_0 \begin{pmatrix} \cos \phi & -2\frac{2X_0}{\pi} + \sqrt{\frac{2}{\pi}} \sigma_n \\ \cos(\omega T + \phi) & 2\frac{2X_0}{\pi} + \sqrt{\frac{2}{\pi}} \sigma_n \end{pmatrix} \begin{pmatrix} W_1 \\ W_2 \end{pmatrix}
\]

(21)

The above equation for the weights illustrates the cross-coupling between the taps caused by the delay T and when \( \omega T = (2k+1)\pi/2 \), \( k = 0, 1, 2 \ldots \) the system is decoupled and in so-called normal form. We can transform the weights into a normal coordinate system with

\[
W = \Phi \eta
\]

(22)
where
\[
\Phi = \begin{pmatrix}
\frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} \\
-\frac{1}{\sqrt{2}} & -\frac{1}{\sqrt{2}} \\
\frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}}
\end{pmatrix}
\] (23)

is the transformation matrix. Application of this transformation to equation (21) yields
\[
\frac{d}{dt} \begin{pmatrix}
\eta_1 \\
\eta_2
\end{pmatrix} = \frac{4\mu d_o}{\sqrt{2} \pi} \begin{pmatrix}
\cos \phi - \cos (\omega T + \phi) \\
\cos \phi + \cos (\omega T + \phi)
\end{pmatrix}
\] (24)

\[
-2\mu \begin{pmatrix}
\frac{2X_o}{\pi} (1 - \cos \omega T) + \sqrt{\frac{2}{\pi}} \sigma_n \\
0
\end{pmatrix}
\] (25)

With equations (22) and (24) we can write the transient weight response of the normal weights in terms of time constants
\[
\tau^- = \frac{1}{2\mu \left[ \frac{2X_o}{\pi} (1 - \cos \omega T) + \sqrt{\frac{2}{\pi}} \sigma_n \right]}
\] (25)

\[
\tau^+ = \frac{1}{2\mu \left[ \frac{2X_o}{\pi} (1 + \cos \omega T) + \sqrt{\frac{2}{\pi}} \sigma_n \right]}
\]

and a steady state solution for the weights becomes
\[
W_1(s,s) = \frac{d_o \left[ (X_o + \sqrt{\frac{\pi}{2}} \sigma_n) \cos \phi - X_o \cos \omega T \cos (\omega T + \phi) \right]}{(X_o + \sqrt{\frac{\pi}{2}} \sigma_n)^2 + \cos^2 \omega T}
\] (26)

\[
W_2(s,s) = \frac{d_o \left[ (X_o + \sqrt{\frac{\pi}{2}} \sigma_n) \cos (\omega T + \phi) - X_o \cos \phi \cos \omega T \right]}{(X_o + \sqrt{\frac{\pi}{2}} \sigma_n)^2 + \cos^2 \omega T}
\]
which we observe is a function of frequency providing $\omega T \neq (2k + 1)\pi/2$, $k = 0, 1, 2, \ldots$. When this condition is approached, the optimal weights approach the values,

$$W_1(\text{opt.}) \rightarrow d_0 \cos \phi \quad \frac{X_o + \sqrt{\frac{\pi}{2}} \sigma_n}{\omega T \approx (2k + 1)\pi/2}$$

$$W_2(\text{opt.}) \rightarrow -d_0 \sin \phi \quad \frac{X_o + \sqrt{\frac{\pi}{2}} \sigma_n}{\omega T \approx (2k + 1)\pi/2}$$

and the weights are decoupled from one another as the coordinate system approaches normal form.

Glover\textsuperscript{29} has analyzed the particular case when there is a 90-degree phase shift between the weights for adaptive noise canceling in the form of a notch filter. He showed when a sum of sinusoids is applied to an adaptive filter, the filter converges to a dynamic solution in which the weights are time varying. This time-varying solution gives rise to a tunable notch filter with a notch located at each of the reference frequencies. In the example considered, the desired and reference inputs were operating at the same frequency (i.e., $f_d = f_r$). Glover showed\textsuperscript{29} for $f_d \neq f_r$ the weights have a dynamic steady-state response with an oscillation at the difference frequency $f_d - f_r$ and the instantaneous response at $f_r$. This time-varying solution should not be considered as noise in the adaptation process. In essence, the time-varying weights modulate the reference frequency $f_r$ and heterodyne it into the desired frequency $f_d$, thus, creating a notch effect.

2-TAP ADAPTIVE FILTER

In this section we will examine a simple single-frequency noise canceller with 2-adaptive weights under the operation of the "clipped data" LMS algorithm. Figure 5 illustrates the single frequency noise canceller in which the desired input may be any type of signal (i.e., stochastic, deterministic, periodic, transient, or combination thereof) while the input signal is a pure cosine wave $X_0 \cos(\omega_0 t - \phi)$. The desired and input signals are sampled synchronously at $f_c = 1/T$ with a 90 degree phase between $X_1$ and $X_2$ taps. The algorithm for updating the weights is,

$$W_1(m+1) = W_1(m) + 2\mu \epsilon(m) \text{sgn } [X_1(m)]$$

$$W_2(m+1) = W_2(m) + 2\mu \epsilon(m) \text{sgn } [X_2(m)]$$

where,

$$X_1(m) = X_0 \cos(\omega_0 mT - \phi)$$

$$X_2(m) = X_0 \sin(\omega_0 mT - \phi)$$

The first step in the analysis is to consider the adaptive noise canceller as a feedback network with the filter output $Y(m)$ disconnected. Under these conditions, a unit impulse at $m = k$ is applied at the desired input to create an error,

$$\epsilon(m) = \delta(m-k) \begin{cases} 1 & m=k \\ 0 & m\neq k \end{cases}$$

The transfer function of the incremental weight change may be written as,

$$Z \{ W_1(m+1) - W_1(m) \} = (Z-1) W_1(Z)$$

or

$$W_1(Z) = U(Z) Z \{ 2\mu \epsilon(m) \text{sgn } [X_1(m)] \}$$
Figure 5. Single Frequency Adaptive Noise Canceller

where \( U(Z) = (Z-1)^{-1} \). The impulse response of \( U(Z) \) is the step response,

\[
u(m-1) = \begin{cases} 
1 & m \geq 1 \\
0 & m < 1 
\end{cases}
\]

(33)

Convolution of \( u(m-1) \) with \( 2\mu \epsilon(m) \text{sgn}[X_1(m)] \) yields the weight,

\[ W_1(m) = 2\mu \text{sgn}[\cos(\omega_0 kT - \phi)] \quad m \geq k + 1 \]

(34)

and the corresponding filter output is,

\[ Y_1(m) = 2\mu X_0 \cos(\omega_0 mT - \phi) \text{sgn}[\cos(\omega_0 kT - \phi)] \quad m \geq k + 1 \]

(35)

Similarly,

\[ Y_2(m) = 2\mu X_0 \sin(\omega_0 mT - \phi) \text{sgn}[\sin(\omega_0 kT - \phi)] \quad m \geq k + 1 \]

(36)
with the total output,

\[ Y(m) = Y_1(m) + Y_2(m) = 2X_o \left[ \cos (\omega_o mT - \phi) \text{sgn} \left( \cos (\omega_o kT - \phi) \right) \ight. \\
\left. + \sin (\omega_o mT - \phi) \text{sgn} \left( \sin (\omega_o kT - \phi) \right) \right] \quad m > k+1 \quad (37) \]

Equations 30 and 37 may be Z-transformed to yield the pulse transfer function.

\[
G(Z, k) = 2\mu \sqrt{2} X_o \left\{ \frac{Z \cos [(k+1)\omega_o T - \phi - \pi/4] - \cos [k\omega_o T - \phi - \pi/4]}{Z^2 - 2Z \cos \omega_o T + 1} \right\}
\]

where \(0^\circ \leq k\omega_o T - \phi \leq \pi/2\), since the above transfer function repeats every 90 degrees. In the above form, \(G(Z, k)\) is nontime-invariant, and in order to remove the \(k\)-dependence, we will average over the period indicated to obtain

\[
\overline{G(Z)} = \frac{8 \mu X_o}{\pi} \frac{(Z \cos \omega_o T-1)}{Z^2 - 2Z \cos \omega_o T+1} \quad (39)
\]

Since the closed-loop transfer function is

\[
H(Z) = \frac{E(Z)}{D(Z)} = \frac{1}{1 + G(Z)} \quad (40)
\]

with closed-loop zeroes given as

\[
Z = e^{\pm j \omega_o T} \quad (41)
\]

and poles from the solution of \(1 + \overline{G(Z)} = 0\). If we make the narrowband approximation with \(\mu X_o < 1\), then the poles are inside the unit circle with a radial distance.

\[
\left(1 - 8\mu \frac{X_o}{\pi}\right)^{1/2} \approx 1 - 4\mu \frac{X_o}{\pi} \quad (42)
\]

from the origin as shown in figure 6. The angles of the poles are almost identical to those of the zeroes with a notch filter bandwidth

\[2-20\]
Figure 6. Characteristics of a 2-Tap Weight Adaptive Noise Canceller Under the Control of a Clipped Data LMS Algorithm
\[
B.W. = \frac{8\mu X_0}{\pi T} \quad (43)
\]

with a Q,
\[
Q = \frac{\omega_0}{B.W.} = \frac{\pi}{8} \frac{\omega_0 T}{\mu X_0} \quad (44)
\]

A special case of the notch filter is to set \(\omega_0 = 0\) in equations 39 and 40 to yield
\[
H(Z, \omega_0 = 0) = \frac{Z - 1}{Z - (1 - 8 \frac{\mu X_0}{\pi})} \quad (45)
\]

which places the notch at zero frequency to cancel low frequency drift. Since there is no need to match the phase of the signal, only one weight is needed. The bandwidth is given by equation 43 and the transfer function, expressed by equation 45, indicates a pole-zero separation of,
\[
\frac{8\mu X_0}{\pi}
\]
on the real axis. The use of a bias weight can remove slowly varying drift components in the input signal and may be used simultaneously with operation to cancel periodic or stochastic interference.
III. CCD MONOLITHIC ADAPTIVE SIGNAL PROCESSOR

ADAPTIVE FILTER GENERALIZED BLOCK DIAGRAM

Illustrated in figure 7 is a generalized block diagram of an adaptive filter for a sampled data system. The input reference signal, \( x(t) \), and desired signal, \( d(t) \), are continuous time signals which are converted to sampled data system format via the sample and hold circuit at each input. The signals, which are selected for the reference and desired inputs, will be determined by the adaptive filter application. Section V describes these application areas.

The samples of the reference signal, \( x_m \), are applied to an \( N \)-stage, tapped, delay line. The output of each tap, \( x_{m-k} \), is multiplied by an adjustable weight, \( W_k \), and an output signal, \( y_m \), is formed via the simultaneous summation of the weighted products, to yield

\[
y_m = \sum_{k=1}^{N} W_k x_{m-k}
\]

which is the discrete convolution of the tap weights and tapped delay line outputs. The transversal filter output is subtracted from the desired signal to form an error signal, \( e_m \), which is applied, together with the reference signal, \( x_m \), to an algorithm which adjusts all weights simultaneously at each clock iteration until the mean-squared-error (MSE) is minimized. The weight control algorithm used on this monolithic adaptive filter chip is the "clipped-data" LMS algorithm\(^1\) and requires that the weight at the \( k^{th} \) tap location during the \( m^{th} \) clock period be updated

Figure 7. Adaptive Filter Block Diagram
according to the equation,

\[ W_k (m + 1) = W_k (m) + 2 \mu e_m \text{sgn}(x_{m-k}) \]  

(2)

where,

\[ e_m = d_m - y_m \]  

(3)

which is explained in Section II.

In order to see the development of the monolithic chip, we may rewrite equation (2) as

\[ W_k (m + 1) = W_k (0) + \sum_{j=1}^{m} \text{sgn}(x_{j-k}) \text{sgn}(e_j) |e_j| \]  

(4)

over \( m \) data samples, which represents the statistical sample size (e.g., see equation (9) in Section II). Equation (4) describes the basic requirements to implement the adaptive filter, namely,

1. At each clock period, \( j \), the sign of the error, \( e \), and the sign of the reference data at each tap position, \( x_{j-k} \), must be determined.

2. At each clock period, \( j \), the weight at each tap location, \( W_k (m) \), must be incremented with

\[ \text{sgn}(x_{j-k}) \text{sgn}(e_j) > 0 \]

or decremented with

\[ \text{sgn}(x_{m-k}) \text{sgn}(e_j) < 0 \]

by an amount \( 2 \mu \cdot |e_j| \), where "\( \mu \)" is the convergence factor.

3. The weight value at each tap location must be the integrated sum of all previous weight increments and decrements. A storage element is therefore required at each tap location.

A detailed block diagram of the monolithic adaptive filter chip, incorporating the above requirements is shown in figure 8. Operation of the circuit will be described with reference to the features shown in the figure.
Figure 8. Detailed Block Diagram of Monolithic Adaptive Filter
(1) The analog signal, $x(t)$, is converted to a sampled data format, which is compatible with the architecture of the analog delay line, by the input formatter circuit.

(2) The formatter output voltage, $x_m$, is applied to the input of a p-channel CCD analog delay line, operating in the so-called "surface-channel" mode. The input voltage is converted to charge with a stabilized charge injection circuit and the resulting charge packet is transferred along the length of the CCD (Charge-Coupled Device) by a 2-1/2 phase clocking sequence.

(3) At each tap location, the charge packet is nondestructively sensed and converted back to a voltage by a floating clock electrode sensor circuit.

(4) Each tap output voltage is multiplied by a programmable analog conductance multiplier which converts the output voltage to a weighted current. An analog signal processor simultaneously sums all currents, performs current to voltage conversion with a transconductance amplifier, and a clamp/sample operation produces the transversal filter output, $y_m$. The error is formed by subtracting $y_m$ from $d_m$, a sampled version of the desired input signal.

(5) The algorithm requires three operations to be performed on the error:

(a) Form the absolute value of the error, $|e_m|$.

---


(b) Scale the error by $2\mu$
(c) Form the sign of the error, $\text{sgn}(e_m)$

The sign of the error is formed by a comparator and is subsequently used in an absolute-value circuit. The absolute value circuit output is scaled by a factor "$K$", where "$K$" contributes to the overall convergence factor, $2\mu$.

(6) To eliminate the requirement of a comparator at each tap location to form $\text{sgn}(x_{m-k})$, a single comparator is employed at the adaptive filter input to form the sign of each reference input signal. The comparator output, $\text{sgn}(x_m)$, is inputted to a digital shift register, which is clocked in unison with the corresponding analog samples in the CCD.

(7) The $\text{sgn}(x_{m-k}) \text{sgn}(e_m)$ product is formed in an Exclusive OR circuit, with one Exclusive OR circuit for each CCD tap required. The Exclusive OR circuit provides a binary multiply of the delayed sign of the reference input signal and the sign of the error, with $N$ such multiplies accomplished, in parallel, for each clock period. The output of the Exclusive OR circuit, at each tap location, determines whether or not the particular weight in question will be incremented or decremented. A steering network, at each tap location, programs the electrode configuration of a Bidirectional Charge Control Circuit (BC3) to either increment or decrement the weight by adjusting the polarity of the quantity, $2\mu |e_m|$.

**DESCRIPTION OF BASIC COMPONENTS**

The following sections will illustrate the operation of the basic components which are incorporated on the monolithic chip of the CCD Adaptive Signal Processor.

A. INPUT FORMATTER CIRCUIT

The input formatter circuit converts the continuous time reference input signal, $x(t)$, into a sampled data signal with a format compatible with the organization of the CCD tapped delay line.
and the format requirements of the correlated double sampling\(^5\) (CDS) circuit which is located in the clamp/sample operation of the analog signal processor. With reference to figure 9a the circuit operation is as follows:

1. **"AC Zero" Clamp Operation**

   With \( \phi_I \) high, \( Q_2 \) and \( Q_3 \) are conducting while \( Q_1 \) is off, allowing \( C (=10 \text{ pF}) \) to charge to the ac zero or CCD so-called "fat-zero" voltage, \( V_{FZ} \).

2. **Signal Sample Operation**

   With \( \phi_I \) low, \( Q_1 \) conducts while \( Q_2 \) and \( Q_3 \) are off. With no input sample, this permits \( C \) to "float" and to act as a battery with a voltage \( V_{FZ} \) relative to the input, providing the "off" resistance of the switches and the capacitance have a time constant which is long compared with the input sampling frequency. With a signal \( x(t) \) applied to the input, the input to the amplifier becomes the signal voltage \( x(t) \) superimposed upon the voltage across the capacitor \( C \). If the input signal is "riding" on a dc level, \( X_{dc} \), the amplifier output voltage, in the absence of amplifier offsets and clock feedthroughs, which are reduced with the use of "dummy" transistors \( Q_4 \), \( Q_5 \) and \( Q_6 \), is given by

\[
\begin{align*}
&\text{"signal + AC zero"}: \quad X'_m = x_m + X_{dc} + V_{FZ} \\
&\text{"AC zero"}: \quad X'_m = V_{FZ}
\end{align*}
\]

where \( X'_m \) consists of two parts during the \( m^{th} \) clock period. Figure 9b shows a photomicrograph of the input formatter and figure 10 illustrates the continuous time input and the resulting "signal + AC zero" and "AC zero" formatted output.

Figure 9a. Input Formatter Circuit

Figure 9b. Photomicrograph of Input Formatter Circuit
B. TAPPED ANALOG DELAY LINE

The CCD, which is used as a tapped analog delay line, is a p-type, Surface Channel, structure and is shown in figure 11 along with the associated timing diagram. The input signal, $x(t)$, is converted to a charge and injected into the CCD with a stabilized charge injection circuit to provide low noise, linear operation. Subsequently, the charge is clocked along the CCD in the manner described in figure 11a. The clocking scheme and electrode configuration is designed to minimize the complexity of the circuitry needed to generate the CCD clocks and also to minimize $\phi_2$ clock feed-throughs to the sensing node of the floating clock electrode sensor circuit. These feed-throughs are minimized by inserting a "shield" between the $\phi_2$ clock electrode and the sensing electrode. The "shield" is provided by the dc voltage, $V_{FG}$, on one side of the sensing node, and by the low "on" resistance of the $\phi_1$ clock driver on the other side of the sensing node. We examine the
Figure 11a. 2-1/2 φ CCD With NDRO

Figure 11b. Photomicrograph of CCD and NDRO Circuit
operation of the nondestructive sensing circuit with reference to figure 11a. At time 1, a charge packet is in "wells" under electrodes clocked by $\phi_1$ and $\phi_2$, while the sensing electrode is reset to $V_{RR}$ by the reset switch, enabled by $\phi_R$. At time 2, $\phi_1$, $\phi_2$ and $\phi_R$ have been pulsed to a voltage near substrate potential, forcing charge over the potential barriers controlled by a dc voltage, $V_{FG}$, and under the sensing electrode of the floating clock electrode sensing (FCES) circuit. The charge packet causes a change in surface potential, which is sensed on the gate of MOSFET $Q_2$. At time 3, after stabilization of the voltage on the sensing electrode, a clamp (sample) operation is performed in the CDS circuit. At time 4, the cycle is repeated by enabling $\phi_1$, $\phi_R$, and $\phi_2$.

The FCES circuit is composed of the reset switch, $Q_1$ sensing amplifier, $Q_2$, source-follower load amplifier, $Q_3$, and an emitter-follower, bipolar transistor, $Q_4$ for a low-output impedance buffer. The source-follower configuration minimizes tap-to-tap gain variations in contrast with inverting-type configurations. The N-channel MOSFET with gate-control voltage, $V_{PD}$, is connected in parallel with the tap-weight (not shown) in order to "sink" the dc bias current of the bipolar transistor. This minimizes the voltage drop across the analog conductance MOSFET tap weight and the current-sinking requirements of the summing transconductance amplifier.

The 2-1/2$\phi$ CCD clock technique provides a simplified timing sequence and reduces clock feedthroughs as compared with a 4-$\phi$ clock sequence; however, there is a reduction in charge-handling capability and transfer efficiency which is not a restriction in the present design. The maximum desired output from each tap is approximately 0.2 V peak-to-peak to maintain the MOSFET analog

---

conductance multiplier in a linear region of operation and a large charge-handling capability is not essential. The maximum frequency of sampled operation is approximately 100 KHz and transfer efficiency above these frequencies is not required in the processor. This limit is imposed by the bandwidth of the analog operational amplifiers which determines the time required to reach at 1 percent accuracy (settling time) in the clamp/sample operation of the analog signal processor. A photomicrograph of a non-destructive readout circuit (NDRO) for CCD signal charge is shown in figure 11b, while the impulse response at the 1st, 8th, and 16th taps is illustrated in figure 12.

C. MOS PROGRAMMABLE ANALOG CONDUCTANCE WEIGHT

The circuit used to implement a programmable analog conductance weight is illustrated in figure 13. The variable weighting function is performed by a MOS Transistor biased in the triode region with an initial multiplication determined by the analog conductance,

\[ g_{DS} = \mu \frac{C_0}{W/L} (V_{GS} - V_T) \]  

(6)

where \( \mu \) is the effective carrier (electron) mobility, \( C_0 \) the effective oxide capacitance/area, \( W/L \) the width-to-length ratio, \( V_{GS} \) the effective gate-to-source voltage, and

\[ V_T = V_{TO} + \lambda (V_{BS} + \varphi)^{1/2} \varphi^{1/2} \]  

(7)

---


Figure 12. CCD Tapped Delay Line Input and Output Waveforms

Figure 13. Weight Circuit
where $V_{TO}$ is the zero-bias ($V_{BS} = 0$) threshold voltage, $\phi$ the surface potential in strong inversion $\phi = 2\phi_F$, $V_{BS}$ the bulk to source bias, and $\lambda = (2K_s\epsilon_oqN)^{1/2}/C_o$, the so-called "body-factor". The tapped delay line output voltage is multiplied by $g_{DS}$, the drain-to-source analog conductance of the N-channel MOSFET, and the resulting current is converted to a voltage by operational amplifiers OA1 or OA2, depending upon the signal path from the tapped output voltage. In order to realize a positive or negative effective weight, two MOSFET's must be used at each tap location. The gate voltage, $V_{GW^-}$ of one MOSFET is adjusted so its fixed conductance bisects the dynamic range of the programmable conductance with designated gate Voltage, $V_{GW^+}$. This latter conductance represents the programmable weight which is connected to the BC$^3$ circuit. Thus, the function of $V_{GW^+}$ is to vary above or below the value of $V_{GW^-}$ in order to determine an effective positive or negative weighted voltage at the output, $v_o(m)$. The effective weight is given by the expression,

$$W_k(m) = V_o(m)/x_{m-k} = \frac{R_5}{R_3} R_1 \mu C_o (W/L) \left[ V_{GW^+}(m) - V_{GW^-} \right]$$

(7)

if the individual resistors, $W/L$ 's, etc... are matched.

The gate voltage of the variable analog conductances can be controlled by the output of the BC$^3$ circuit or programmed externally with $W_{\text{ext}}$ by the action of $P\phi_{G3}$ and dc enable gate signal, $V_{WR}$, on the external program enable transistor. With the 16 taps on the CCD at their maximum differential conductance (i.e., approximately 15 K$\Omega$ per tap weight), and a 0.2 V peak-to-peak excursion at each tap location, the maximum value of $v_o(m)$ is approximately 4.3 V when all resistors equal 20 K$\Omega$, which is within the common-mode range of the CMOS Operational Amplifiers operating at $\pm7.5$ V supply voltages.
D. CORRELATED DOUBLE SAMPLING (CDS) AND DIFFERENCE CIRCUIT

In reference to figure 14 the circuitry enclosed within the dotted lines is the CDS circuit which is employed to difference the "ac zero" and "Signal + ac zero" formatted signal appearing at the output of the "weighting" circuit. For implementation on a monolithic chip, the CDS circuit could have been realized by connecting the clamp capacitor, Cc, directly to the sampling switch (controlled by φs) in order to eliminate the amplifier OA4. This approach has two major drawbacks, namely, (1) the sampled signal is attenuated by capacitive voltage division between the clamp and sample capacitors (i.e., by the ratio Cc/(Cc+Cs)), and (2) a "dump" switch to ground across Cs is required to initialize the sample capacitor prior to each new sample acquisition. This would result in additional timing waveform complexity and an additional "level" in the output waveform. The use of the buffer amplifier, although consuming more power, provides a voltage source driver for the sample capacitor, which eliminates the need for a dump switch and provides a continuous output signal over the sample interval.

![Figure 14. CDS and Difference Circuit](image)

3-15
The output signal, $y_m$, is the transversal filter output. During the y-channel sampling interval, the desired signal, $d(t)$, is also sampled. This action, although band-limiting the $d$-channel, provides a complementary, stationary, signal to the difference amplifier. The error, $e_m = d_m - y_m'$, is formed by the difference amplifier OA7 with resistor values of $R_7$, $R_8 = 10 \text{ K}\Omega$, $R_9$, $R_{10} = 20 \text{ K}\Omega$. Operational amplifiers OA4, OA5, and OA6 function as unity-gain buffer amplifiers in the voltage-follower mode.

E. ABSOLUTE VALUE CIRCUIT

The absolute value circuit, shown in figure 15a, uses $\text{sgn}(e_m)$ to control the transfer function of an operational amplifier, OA8. The sign of the error, $e_m'$, is determined by an operational amplifier, $C_e$, which is operated in the open-loop, high-gain, mode as a comparator. In this mode the internal compensating capacitor is removed in order to ensure maximum gain at a specified clocking rate. The output of $C_e$ is translated to a low-level, logic signal (0 to +7.5 V) with a CMOS inverter pair to

Figure 15a. Absolute Value Circuit
provide complementary drive signals to a ±7.5 V level shifter which in-turn provides the necessary drive signals to the CMOS transfer gates, T1 and T2. When the error signal $e_m > 0$, node 1 of the level shifter is negative while node 2 is positive. Thus, T1 and Q2 are OFF, while T2 and Q1 are conducting or "ON". This places the amplifier in a non-inverting configuration with the transfer function,

$$\left| \frac{e_m}{e_m} \right| = \frac{R_{13}}{R_{ON(T2)} + R_{12} + R_{13}} \left[ 1 + \frac{R_{14}}{R_{ON(Q1)} + R_{11}} \right] e_m > 0 \quad (8)$$

With the input signal $e_m < 0$, T1 and Q2 are conducting, ON, while Q1 and T2 are OFF. This places the amplifier OA8 in an inverting configuration with the transfer function,

$$\left| \frac{e_m}{e_m} \right| = \frac{R_{14}}{R_{ON(T1)} + R_{11}} e_m < 0 \quad (9)$$

The resistors of the operational amplifier, designed for 20 KΩ, are much larger than the ON resistance of the MOS transistors when driven with the 15 V range of the level shifters. Thus, there is very little gain difference between the inverting and non-inverting configurations. A photomicrograph of the absolute value circuit is shown in figure 15b and the circuit operation is illustrated in figure 16.
Figure 15b. Photomicrograph of Absolute Value Circuit

Figure 16. Absolute Value Circuit Operation
F. SCALING AMPLIFIER

The output of the absolute value circuit is applied to an inverting amplifier with an off-chip resistor to allow external selection of the convergence factor, $\mu$. The output of the scaling amplifier is the analog signal which determines the magnitude of the weight change at each tap location.

G. OPERATIONAL AMPLIFIERS

The operational amplifier is a primary component of the CCD adaptive signal processor because it is utilized in many different operations. One amplifier design is used as the basis for a comparator, buffer or voltage-follower amplifier, difference amplifier, absolute-value amplifier, scaling amplifier, and current-to-voltage converter. Twelve amplifiers are used to realize these various functions. The amplifier design, shown in figure 17a, with a photomicrograph shown in figure 17b, is based upon design

![Figure 17a. CMOS Operational Amplifier Schematic](image-url)
practices employed in bipolar amplifiers\textsuperscript{9}, where NPN bipolar transistors become NMOS transistors and lateral PNP bipolar transistors become PMOS transistors. Thus, CMOS design\textsuperscript{10} is quite analogous to bipolar design with internal frequency compensation provided by the capacitance $C$ in a special, source-follower, buffered 2nd stage.\textsuperscript{11}


The CMOS amplifier has an input differential stage with PMOS input transistors to provide low off-set voltages and low 1/f noise. The differential input to single-ended output is accomplished with active loading formed by NMOS transistor M4. The output of the differential stage is applied to a high-gain CMOS level-shifter/gain stage formed by the inverter M8-M9 whose output, at node 9, is fed back to the inverter input (node 4) by means of a unity gain buffer (source-follower) stage formed by M6 and M7. The source-follower buffers the compensation capacitor C to reduce the phase shift associated with the forward transmission in the gain-stage M8-M9. The emitter-follower output stage provides a low output impedance for driving with a fast positive slewing rate. M12 must be selected so as to sink the discharge current from the load capacitance, which sets the limit on the negative slewing rate. The input stage differential drain currents determine the internal slewing rate with,

$$\text{ext. slewing} = \frac{2 I_{DS}}{C}$$

with typical values of 12 V/μsec resulting from $I_{DS} = 36 \, \mu A$ and $C = 6 \, \mu F$. The external slewing rate is set by the drain current of M12 with,

$$\text{ext. slewing} = \frac{I_{(M12)}}{C}$$

with typical values of 12 V/μsec resulting from $I_{o} = 300 \, \mu A$ and a load capacitance $C_L = 25 \, \mu F$, where $V^+ = +7.5V$ and $V^- = -7.5V$. Table 1 illustrates the design goals and performance obtained for the CMOS operational amplifiers.

Table 1: Design goals and performance

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Goal</th>
<th>Performance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Offset voltage</td>
<td>100 mV</td>
<td>50 mV</td>
</tr>
<tr>
<td>Input offset</td>
<td>10 mV</td>
<td>2 mV</td>
</tr>
<tr>
<td>Gain</td>
<td>100 V/μA</td>
<td>100 V/μA</td>
</tr>
<tr>
<td>Input impedance</td>
<td>100 MΩ</td>
<td>100 MΩ</td>
</tr>
<tr>
<td>Output impedance</td>
<td>1 MΩ</td>
<td>1 MΩ</td>
</tr>
</tbody>
</table>

A significant feature of the design is that no ground (common) is present in the amplifier through which substantial current can flow and cause noise problems. A common-mode range of ±7 V requires M10 to remain in the pentode (saturation) region.
when node 9 is at 5 V, while M8 and M12 must remain in saturation when nodes 9 and 12 reach -5 V. Since pentode or saturation requires,

\[ V_{GS} - V_T \leq V_{DS} \]

when we have \( \pm 7.5 \) V supplies and \( V_{TN} = 1.3 \) V, this means node 6 must be at 3.8 V and nodes 3, 4 and 5 must be at -3.8 V. The current sources M5 and M6 are biased by node 6 to minimize the

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Design Goal</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>Open Loop DC Gain</td>
<td>60 dB</td>
<td>70 dB</td>
</tr>
<tr>
<td>Unity Gain Frequency</td>
<td>1 MHz</td>
<td>2.0 MHz</td>
</tr>
<tr>
<td>Phase Margin</td>
<td>45°</td>
<td>45°</td>
</tr>
<tr>
<td>Slew rate (+) (CL = 25 pF)</td>
<td>( \pm 10 ) V/(\mu)sec</td>
<td>( \pm 10 ) V/(\mu)sec</td>
</tr>
<tr>
<td>Off-set Voltage</td>
<td>&lt; 20 mV</td>
<td>&lt; 5 mV</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>15 mW</td>
<td>12 mW</td>
</tr>
<tr>
<td>Amplifier Size</td>
<td>200 mil(^2)</td>
<td>170 mil(^2)</td>
</tr>
<tr>
<td>Common-Mode Rejection</td>
<td>40 dB</td>
<td>50 dB</td>
</tr>
<tr>
<td>Common-Mode Range</td>
<td>( \pm 5 ) V</td>
<td>( \pm 5 ) V</td>
</tr>
</tbody>
</table>

number of bias settings required and are sized to meet the current requirements of the input and buffer stages. The geometry of the devices is set by the slewing rate requirements and desired power dissipation, within a specified amplifier size. Table 2 lists the W/L ratios for the transistors in the circuit of figure 17.

The open loop dc gain, phase margin, slew rate, etc., are all related to the compensation capacitor \( C \) which determines the stability of the amplifier. An analysis of the amplifier shown in figure 17a yields the open loop gain,
\[
A_v(s) = \frac{A_v(0) \left[1 + \frac{sC}{g_{m7}}\right]}{1 + sC \left[\frac{1}{g_{m1}} + R_{o4} + \frac{1}{g_{m7}}\right]}
\]

where \(A_v(0) = g_{m1}g_{m8}R_{o4}R_{o9}\) is the low-frequency dc open-loop gain, and the output impedances are,

\[
R_{o4} = \frac{1}{g_{ds4} + g_{ds2}} \quad \text{effective output impedance at node 4}
\]

\[
R_{o9} = \frac{1}{g_{ds8} + g_{ds9}} \quad \text{effective output impedance at node 9}
\]

For \(A_v(0) \gg R_{o4} + 1/g_{m7}\), equation (10) reduces to

\[
A_v(s) \approx A_v(0) \left[1 + \frac{sC}{g_{m7}}\right]^{-1} \frac{1}{1 + sC \frac{1}{g_{m1}}} A_v(0)
\]

### TABLE 2
(CMOS OPERATIONAL AMPLIFIER MOS TRANSISTOR W/L RATIOS)

<table>
<thead>
<tr>
<th>Transistor</th>
<th>Desired W/L Ratio (microns)</th>
<th>Mask W/L (microns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1 M2</td>
<td>83/10</td>
<td>83/13</td>
</tr>
<tr>
<td>M3 M4</td>
<td>33/10</td>
<td>33/13</td>
</tr>
<tr>
<td>M5 M6</td>
<td>50/10</td>
<td>50/13</td>
</tr>
<tr>
<td>M7</td>
<td>133/10</td>
<td>133/13</td>
</tr>
<tr>
<td>M8</td>
<td>96/12</td>
<td>96/15</td>
</tr>
<tr>
<td>M9</td>
<td>70/12</td>
<td>70/15</td>
</tr>
<tr>
<td>M10</td>
<td>50/15</td>
<td>50/18</td>
</tr>
<tr>
<td>M11</td>
<td>15/30</td>
<td>15/33</td>
</tr>
<tr>
<td>M12</td>
<td>150/5</td>
<td>150/8</td>
</tr>
<tr>
<td>Q13</td>
<td>Bipolar</td>
<td>Bipolar</td>
</tr>
<tr>
<td>M14</td>
<td>50/15</td>
<td>50/18</td>
</tr>
<tr>
<td>Q15</td>
<td>Bipolar</td>
<td>Bipolar</td>
</tr>
</tbody>
</table>

3-23
where the effect of the pole is minimized by maximizing $g_{m1}$ and minimizing $C$ subject to the constraints of bandwidth and slew rate. We note, the bandwidth and slew rate are given by,

$$BW = \frac{g_{m1}}{2\pi C}$$

$$\text{Slew rate} = \frac{2I_{DS}}{C}$$

and the transconductance of the MOS FET is related to the drain current by the expression,

$$g_{m1} = \frac{2I_{DS}}{V_{GS} - V_T} = 2 \left( \beta_0 I_{DS} \right)^{1/2}$$

which illustrates the interrelationship between the two quantities.

The selection of $g_{m7}$ is determined by the need to provide low output impedance and provide sufficient current for M7 so as not to limit the slew rate of the amplifier, while the channels of MOS transistors M8 and M9 must be selected to minimize output conductance (maximize output impedance $R_{o9}$).

The bipolar transistor $Q_{13}$ can provide the necessary current for the positive slewing rate requirements; however, the current sink M12 must be selected to provide the necessary current for the negative slewing rate requirements. The feedback transistor $Q_{15}$ limits the negative excursion on the base of $Q_{13}$ to a diode drop below the output voltage. With this feature, the output voltage cannot overshoot on a negative slewing response and "lock" at the negative rail.

Table 2 indicates the final design W/L's for the various MOS Transistors; however, after the mask layouts were completed, the lengths were 3 $\mu$m oversize to allow for lateral diffusion and undercut during fabrication. Devices $Q_{13}$ and $Q_{15}$ are parasitic vertical NPN bipolar transistors formed in the p+ tub used for the N-channel MOS Transistors. Circuit simulation was performed with the ISPICE Circuit Simulation Program and the device models

 ISPICE is a Circuit Simulation Program available from National, a division of CSC (Computer-Science Corporation), on time-share.
are shown in table 3, while the device sizes are shown in table 2. With the device models of table 3 the CMOS amplifier shown in figure 17a was analyzed for small-signal, ac, frequency response. The transient response of a voltage follower was also simulated.

**TABLE 3**

<table>
<thead>
<tr>
<th>MODEL</th>
<th>PMOS</th>
<th>ISCM</th>
<th>VTO=1.3</th>
<th>PHI=.58</th>
<th>WD=220</th>
<th>NE=1E15</th>
<th>CO=3.4E-8</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1=6.8E-12</td>
<td>C2=6.8E-12</td>
<td>COX=7.78E-12</td>
<td>CBE=7.78E-12</td>
<td>PB=.62</td>
<td>IS=1E-14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Kn=0.03</td>
<td>MN=1.0</td>
<td>K=1.5</td>
<td>ECPT=1.74E5</td>
<td>BETA=2.75E-6</td>
<td>GAMMA=5.4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LAMBDA=1.15E-4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

MODEL NMOS: NSCM | VTO=1.3 | PHI=.76 | WD=550 | NE=1.5E16 | CO=3.4E-8 |
| C1=6.8E-12 | C2=6.8E-12 | COX=22E-12 | CBE=22E-12 | PB=.94 | IS=1E-14 |
| Kn=0.003 | MN=1.58 | K=1.58 | ECPT=3.35E5 | BETA=9.37E-6 | GAMMA=2.18 |
| LAMBDA=2.9E-5 |

with the results for both simulations shown in table 4. The frequency response was examined for various compensation capacitors C and the transient response was simulated for a 5 V input step into a voltage follower, unity-gain, buffer amplifier driving a load capacitance of 

A photomicrograph of the CMOS Operational Amplifier is shown in figure 17b. In the first mask designs, the compensation capacitor was made programmable with any combination of the values 1, 2, and 4 pF; however, based upon simulation (see table 3) a selection of 1 pF was used in the early fabrication runs. This was quite unfortunate, since the dc circuit simulation and experimental results agreed quite closely, while the ac circuit simulation was significantly different from the experimental measurements. The dc simulation and experimental results are illustrated in table 5.

The ac performance of the amplifier is critically dependent upon the output conductance modeling of the MOS Transistors and the capacitance modeling within the MOS Transistor. The 1 pF compensation capacitor, which was selected for the initial masks, was insufficient to achieve stable amplifier operation when the closed loop gain became less than 15 dB. Thus, with painstaking effort, an investigation was conducted to determine the necessary
TABLE 4
(ISPICE CMOS OPERATIONAL) AMPLIFIER SIMULATION

<table>
<thead>
<tr>
<th>Compensation Capacitance C pF</th>
<th>4</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Open-Loop Low Frequency Voltage Gain $A_V(0)$</td>
<td>63 dB</td>
<td>2.15</td>
<td>3.83</td>
<td>4.65</td>
</tr>
<tr>
<td>Unity Gain Frequency (MHz)</td>
<td>2.15</td>
<td>3.83</td>
<td>4.65</td>
<td>11.0</td>
</tr>
<tr>
<td>Phase Margin</td>
<td>79°</td>
<td>68°</td>
<td>58°</td>
<td>22°</td>
</tr>
<tr>
<td>Gain Margin (dB)</td>
<td>-30</td>
<td>-25</td>
<td>-20</td>
<td>-10</td>
</tr>
<tr>
<td>Slew rate (V/μsec)</td>
<td>22</td>
<td>25*</td>
<td>25*</td>
<td>25*</td>
</tr>
</tbody>
</table>

*Limited by external current supplied to load capacitance

TABLE 5
(DC SIMULATION AND EXPERIMENTAL MEASUREMENTS FOR CMOS OPERATIONAL AMPLIFIER: $V^+ = +7.5V$ $V^- = -7.5V$)

<table>
<thead>
<tr>
<th></th>
<th>Simulated</th>
<th>Experimental</th>
</tr>
</thead>
<tbody>
<tr>
<td>Open-Loop DC Gain</td>
<td>63 dB</td>
<td>65 - 70 dB</td>
</tr>
<tr>
<td>Voltage Gain $A_V(0)$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Off-Set Voltage</td>
<td>0.4 mV</td>
<td>1 - 5 mV</td>
</tr>
<tr>
<td>$V_{os}$ Referred to Input</td>
<td>(no mis-match assumed)</td>
<td></td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>16 mW</td>
<td>12 mW</td>
</tr>
</tbody>
</table>

modifications to achieve amplifier stability. The result of these studies showed that an external 5 pF capacitor added to the internal 1 pF compensating capacitor and a 1 pF capacitor connected across the output of the high-gain inverter stage (i.e., from

In a thesis by G. Smarandoiu, "Nonlinear Converters for Pulse-Code-Modulation Systems" College of Engineering, University of California, Berkeley, California, considerable SPICE simulation was performed on CMOS Buffer Amplifiers with $C = 10$ pF compensation capacitors.

3-26
node 9 to ground in figure 17a resulted in a stabilized amplifier. Table 6 illustrates the final ac results obtained for the stabilized CMOS Operational Amplifier. The small signal and large signal (transient step response) characteristics of the amplifier are illustrated in figure 18.

Table 6 (Characteristics of Compensated CMOS Operational Amplifier)

\[ C = 6 \text{ pF} \quad C_{9-0} = 1 \text{ pF} \quad V^+ = 7.5V \quad V^- = -7.5V \]

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Phase Margin</td>
<td>45°</td>
</tr>
<tr>
<td>Gain Margin</td>
<td>-12 dB</td>
</tr>
<tr>
<td>Settling Time (1.0%)</td>
<td>2 (\mu)sec</td>
</tr>
<tr>
<td>5 V Input Step</td>
<td></td>
</tr>
<tr>
<td>(C_L = 5 \text{ pF})</td>
<td></td>
</tr>
<tr>
<td>Slewing Rates</td>
<td>(\pm 10 \text{ V/(\mu)sec})</td>
</tr>
<tr>
<td>Unity Gain Frequency</td>
<td>2 MHz</td>
</tr>
</tbody>
</table>
Figure 18. Voltage Follower Response
H. DIGITAL SHIFT REGISTER

Figure 19 illustrates the digital shift register which stores and shifts the sign of each data sample $x_m$ in synchronism with its corresponding analog data sample in the CCD Analog Delay Line. The CMOS shift register is a dynamic shift register with a 2 $\phi$, non-overlapping, clocking scheme. The shift register is a serial-in/parallel-out (SI/PO) organization with the parallel output accomplished in a non-destructive manner. The parallel output represents the delayed data samples, $x_{m-k'}$, required in the binary multiplication of the Exclusive OR circuit. Circuit operation is shown in figure 20.

Figure 19a. Digital Shift Register
Figure 19b. Photomicrograph of Digital Shift Register Stage

Figure 20. Shift Register Operation
I. EXCLUSIVE OR CIRCUIT

The Exclusive OR Circuit, illustrated in figure 21a, forms the binary multiplication product,

\[
\text{sgn}(x_{m-k}) \oplus \text{sgn}(e_m) = \text{sgn}(x_{m-k}) \frac{\text{sgn}(e_m)}{\text{sgn}(x_{m-k}) \text{sgn}(e_m)} \\
+ \text{sgn}(x_{m-k}) \text{sgn}(e_m) \\
= 1 \text{ sgn}(x_{m-k}) \neq \text{ sgn}(e_m) \\
= 0 \text{ sgn}(x_{m-k}) = \text{ sgn}(e_m)
\]  

Figure 21a. Exclusive OR Circuit

A "1" state produces a weight increment, while a "0" state produces a weight decrement. A photomicrograph of the Exclusive OR stage is illustrated in figure 21b and the operation of the circuit is shown in figure 22.

J. LEVEL SHIFTER CIRCUIT

The 0 to +7.5 V output of the Exclusive OR Circuit is level-shifted to a -7.5 V to +7.5 V output such that the steering network, a "double-pole double-throw" switch, may be operated in a manner to accept analog signals which vary around ground.
Figure 21b. Photomicrograph of Exclusive OR Stage

Figure 22. Exclusive OR Circuit Operation
The circuit which accomplishes this function is a cross-coupled, flip-flop and is illustrated in figure 23a. This circuit performs the level-shifting function with the address of the PMOS Transistors. The operation requires the proper ratioing of \((W/L)_{p}/(W/L)_{n}\), which is typically 15/1 to ensure regenerative action occurs. A photomicrograph of the level-shifter is shown in figure 23b.

Figure 23a. Level Shifter Circuit
K. STEERING NETWORK

The steering network acts as a "double-pole-double-throw" switch to apply the appropriate signals to the bidirectional charge-control (BC^3). A schematic of the steering network is illustrated in figure 24a while a photomicrograph is shown in figure 24b. The input signals to the steering network are IG_p and 2μe_o, where the former is a digital signal with a 15 V excursion, and the latter is an analog signal. From figure 24a, the output signals P_φ_{G1} and P_φ_{G3} are controlled with the level shifter outputs as follows:

\[
\begin{align*}
    P_\phi_{G1} &= 2\mu e_o \quad \text{for } C' = +V \\
               &= IG_p \quad \text{for } C' = -V \\

    P_\phi_{G3} &= IG_p \quad \text{for } C' = +V \\
               &= 2\mu e_o \quad \text{for } C' = -V
\end{align*}
\]  

(16)
Figure 24a. Steering Network

Figure 24b. Photomicrograph of Steering Network
L. BIDIRECTIONAL CHARGE CONTROL CIRCUIT

The bidirectional charge control circuit (BC$^3$), illustrated in figure 25 along with the MOS transistor weights, changes the value of the programmable analog conductance at the respective tap location. The circuit uses the principle of stabilized charge injection to perform the weight change. The signals designated $\Phi_{G1}$ and $\Phi_{G3}$ are derived from the output of the steering network. The BC$^3$ performs both an increment and decrement operation as determined by the output of the Exclusive OR Circuit at each tap location.

Figure 26 illustrates a cross-section of the BC$^3$, the potential profiles, and the required timing to increment the conductance (weight) of the MOS multiplier. To increment a tap weight requires 6 distinct time intervals. The function of each time interval is as follows:

t = $t_1$:

1. $P_{in}$ pulses to substrate, filling the potential wells under electrodes 1 and 2 with minority carriers.
2. $P_{\Phi_M}$ is pulsed to ground and the charge on the gate of the MOS transistor weight becomes shared between the potential wells under electrodes 4 and 5.

$t = t_2$:

1. $P_{Di}$ pulses to V- (-7.5 volts) causing the $P_{Di}$ electrode to become a drain for the excess minority carrier charge under electrodes 1 and 2. The charge remaining under electrode 2 after stabilization is given by:

$$Q_s = C_2 \left( K |\epsilon_m| - \Phi_{G1} \right)$$
Figure 25a. Bidirectional Charge Control Circuit With MOS Transistor Weight

Figure 25b. Photomicrograph of BC³
Figure 26. Bidirectional Charge Control Circuit (BC$^3$) Weight Increment
where

\[ Q_S \] = signal charge to be injected into CCD

\[ C_2 \] = effective capacitance of electrode 2

\[ P\phi_{G1} \] = voltage on electrode 1 during the stabilization period

\[ = 0 \text{ volts} \]

\[ K |\epsilon_m| \] = voltage on electrode 2 during the stabilization period

2. \( P\phi_M \) pulses to -7.5 volts resulting in a further charge redistribution between the potential wells under electrodes 4 and 5.

\( t = t_3 \):

1. \( P\phi_{G3} \), the injection gate signal, pulses to -7.5 volts causing the charge initially shared between electrodes 4 and 5 to become shared between electrodes 3, 4, and 5.

2. The signal charge under electrode 2 is added to the charge under electrodes 3, 4, and 5.

\( t = t_4 \):

1. Electrodes 1 and 2 are pulsed to substrate, isolating the \( PD_{in} \) electrode from the injection gate electrode.

\( t = t_5 \):

1. Electrode 3 (injection gate) is pulsed to substrate, forcing all charge to be shared between electrodes 4 and 5.

\( t = t_6 \):

1. \( P\phi_M \) pulses to substrate, forcing all charge (original charge plus increment) onto the capacitance associated with the gate electrode of the MOS transistor weight.

Figure 27 illustrates a cross section of the electrode configuration, potential profiles, and the required timing to decrement the conductance of the MOS transistor weight. The weight decrement configuration is achieved by using the weight increment
configuration and interchanging the signals on electrodes 1 and 3. The electrode signal interchange is performed by the steering network.

The weight decrement operation also requires six distinct timing intervals. Referring to figure 27, the operation of the BC in the decrement cycle is as follows:

$t = t_1$:

1. $P \phi$ M pulses to ground and causes the charge, initially stored on the capacitance associated with the gate electrode of the MOS transistor weights, to be shared between electrode 5, 4 (nominally at ground potential), and 2, which is below ground potential by $K |\varepsilon_m|$.

$t = t_2$:

1. $F \phi$ M pulses to -7.5 volts, causing electrode 4 to act as a drain for the excess charge under electrodes 2, 3, 4, and 5. A quantity of charge given by

$$Q_S = C_2K|\varepsilon_m|$$

is removed from the initial gate charge of the MOS transistor weight.

$t = t_3$:

1. The injection gate pulse in electrode 1 is enabled and the charge under electrode 2 is injected into the input diode at a potential of -7.5 volts.

$t = t_4, t_5$:

1. Electrodes 1, 2, and 3 are pulsed to substrate, which isolates the gate of the MOS weight from the input diode.

$t = t_6$:

1. $P \phi$ M is pulsed to substrate and all remaining charge is injected onto the capacitance associated with the gate of the MOS weight.
Figure 25b is a photomicrograph of the BC$^3$ circuit and MOS weights while figure 28 shows operation of the circuit as an integrator.

With the weight change by the BC$^3$ discussed, the final parameter which enters into the "clipped data" LMS algorithm

$$w_k(m + 1) = w_k(m) + 2\mu \cdot \text{sgn} x_k \cdot \text{sgn} \cdot I(m) \cdot |I(m)|$$

is determination of the convergence factor $\mu$. For the values of the resistors used on the chip, the size of the MOS weight transistors, and electrode capacitance of the BC$^3$, $\mu$ is given by (see Appendix A)

$$\mu = 4.68 \times 10^{-5} R_{\text{EXT}}$$

Figure 28. Bidirectional Charge Control Circuit Operation as a Dual-Slope Integrator

CHIP TIMING AND CLOCK GENERATION CIRCUITRY

Figure 29 illustrates the digital waveforms required to clock the circuits on the adaptive filter chip. The thirteen waveforms can be divided into 3 groups: one group to clock the CCD, a second group to control the analog signal processor and digital shift
Figure 29. 7012 Unified Timing Diagram
register, and a third group to clock the bidirectional charge control circuits. The CCD timing and clamp/sample cycle are designed to maximize the time available for weight update in order to minimize the constraints on the operational amplifiers. In addition, the timing is designed to minimize the complexity of the combinatorial logic timing generator circuitry.

Figure 30 shows the timing waveforms as obtained from the chip. Considerable loading effects are due to probing with a high capacitance probe. All waveforms are correct except for $P_{NH}$, which has been corrected by a mask change.

A schematic of the timing generator is shown in figure 31. The input clock is counted down by 3 D-type flip-flops. Outputs are taken from the master (M, M) and slave (Q, Q) of each flip-flop and are used in conjunction with nand-gate combinatorial logic to generate the required waveforms. All the combinatorial logic functions are performed at low logic levels (0 to +7.5 V) and translated to high logic levels (-7.5 V to +7.5 V) by level shifters to reduce power dissipation. ISPICE simulations were used to size the devices to achieve 100 nsec rise and fall times on all clock waveforms.
Figure 31. Timing Generator Schematic
FEATURES OF THE MONOLITHIC ADAPTIVE FILTER

Figure 32 shows a complete schematic of the adaptive filter and several features are included which have not been discussed. The first feature is the ability to externally program the tap weights. External programming is enabled by bringing the voltage designated $V_M$ to +7.5 volts and $V_{WR}$ to -7.5 volts. This action disables $\text{sgn} x_m$ from entering the digital shift register and enables the weight commutation transistor, respectively. An external strobe pulse, $SR_I$, is entered into the shift register and the external analog weight, $W_{EXT}$, is transmitted onto the gate of the MOS transistor weight when the shift register pulse enables the respective p-channel commutation transistor via the steering network. The external update mode automatically disables the $BC^3$ output at each tap location. As the weight update is sequential in the external mode, a lower limit is placed on the shift register scan rate and weight refresh time due to the retention time of the charge on the gate of the MOS transistor weight.

The second feature included on the adaptive filter chip is the ability to interrogate or read out the weight values. With $V_{WR}$ and $V_M$ at +7.5 volts, impulsing the CCD will produce an output response, $y_m$, which is a linear function of the weight value at each tap location. These weight values can then be stored, if desired, and reprogrammed via the technique just discussed to form a filter with a fixed impulse response.

An additional feature is the ability to use the error derived internally via

$$\epsilon_m = d_m - v_m$$

or have the error derived externally from a process, for instance, not explicitly connected with the reference input. Shorting the two bonding pads labelled CAS causes the internally generated error to be used.
Figure 32. Schematic of Adaptive Filter
An additional tap called the "bias tap" is included on the chip to compensate for slow variations in the dc level of the desired input signal. Finally, the adaptive filter chip is designed such that chips can be cascaded to form adaptive filters requiring a larger number of taps.
The CCD Adaptive Signal Processor is fabricated with an ion-implanted, double polysilicon, CMOS technology. Figure 33 illustrates the process sequence employed in the fabrication of the Adaptive Filter chip. There are basically 10 photosteps including protective silox overcoat for the bonding pads. A cross-section of the CCD Adaptive Filter is illustrated in figure 34. The first ion-implantation is used to define the p-well for the NMOS Transistors, while the second ion-implantation determines the sheet resistance of the resistors for the CMOS Operational Amplifiers. The basic gate insulator is a dual dielectric consisting of 800 Å SiO₂ covered with 500 Å of Si₃N₄. The gate electrodes are phosphorous-doped, polysilicon and the CCD is a double polysilicon, coplanar, electrode geometry. Several unique features of this design are the ion-implanted resistors, the field shield to prevent field inversion, and the double polysilicon capacitor which is used for the compensation and clamp/sample capacitors. An important step in the overall process is the so-called “back-side” getter to sink the dislocations and provide excellent bulk lifetimes. Table 7 illustrates some of the process parameters obtained at the CCD CMOS Technology.

The surface recombination velocity is minimized with a H₂ anneal after the second wafer opening in step (34). The sheet resistance vs. implant energy diagram is illustrated in figure 35 and the nominal value used in the process is 1000 Ω/square for an ion-implantation of x = 10¹ⁱ ions/cm² at E = 80 KeV (Boron). The linearity and stability of the ion-implanted Boron resistors is excellent. Typical G-V characteristics for the CMOS process are illustrated in figure 36 and the I-V characteristics of minimum
MATERIAL: N-TYPE (100), 4-8 OHM-CM., FZ, WACKER

(1) 6kAO INITIAL OXIDATION (STEAM 1000°C)
(2) #1-PHOTOSTEP (7012-1) P+ WELL
(3) 500 Å OXIDE (DRY HCl 1000°C)
(4) Ion-Implantation (Boron) E=80KEV, Φ=1.7x1013 CM-2
(5) Drive-In (24 HRS. @ 1150°C)
(6) 6kAO OXIDATION (BACK-SIDE PROTECT)
(7) #2-PHOTOSTEP (7012-3A) N+ AND P+ DIFFUSIONS
(8) 500 Å OXIDE (1000°C)
(9) Si3N4 DEPOSITION 1.5kAO (750°C)
(10) #3-PHOTOSTEP (7012-4A) P+ DIFFUSION
(11) BORON DIFFUSION (150 OHM/SQUARE, 1000°C)
(12) Etch Si3N4 and SiO2 (THICK)
(13) PHOSPHOROUS DIFFUSION (10 OHM/SQUARE, 900°C)
(14) 800 Å OXIDE (STRIP ORIGINAL OXIDE)
(15) #4-PHOTOSTEP (7012-5A) P+ RESISTOR IMPLANT
(16) Ion-Implantation (Boron) E=80KEV, Φ=3x1013 CM-2
(17) 15kAO SILICON FRONT SURFACE PROTECT
(18) PHOSPHOROUS SINTER (30MIN., 1050°C)
(19) 15kAO SILICON BACK SURFACE PROTECT
(20) 8003Å GATE OXIDE (DRY HCl, 900°C)
(21) 5000Å Si3N4 DEPOSITION (750°C)
(22) POLYSILICON DEPOSITION 5kAO
(23) Phosphorous Dope Poly-Si (950°C, 15MIN.)
(24) 3kAO SILICON MASKING OXIDE
(25) #5-PHOTOSTEP (7012-6B) POLY-SI 1
(26) 2kAO OXIDATION (STEAM, 1000°C, STRIP SILICON)
(27) POLYSILICON DEPOSITION 4.5kAO
(28) Phosphorous Dope Poly-Si (950°C, 15MIN.)
(29) 5kAO SILICON MASKING OXIDE
(30) #6-PHOTOSTEP (7012-7) POLY-SI 2
(31) 1.1kAO OXIDATION (STEAM, 900°C, STRIP SILICON)
(32) #7-PHOTOSTEP (7012-8POS.) CW-DIFFUSION
(33) 7kAO SILICON DENSIFIED (900°C, 20MIN.)
(34) #8-PHOTOSTEP (7012-9) CW-DIFFUSION & POLY
(35) H2 Anneal, 60 MIN @ 500°C
(36) ALUMINUM DEPOSITION 10kAO (Al-Si)
(37) #9-PHOTOSTEP (7012-10A) Al INTERCONNECT
(38) SINTER 500°C (50% H2, 50% N2) 25 MIN.
(39) SILICON (4.5kAO PHOS. DOPED+ 4.5kAO UNDOPED)
(40) #10-PHOTOSTEP (7012-11) BONDING PADS

Figure 33. CCD Adaptive Filter Processing Sequence
Figure 34. CCD Adaptive Filter Technology Cross-Section
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Threshold Voltage</td>
<td></td>
</tr>
<tr>
<td>P-channel MOSFET</td>
<td>-1.6 to -2.1 V</td>
</tr>
<tr>
<td>N-channel MOSFET</td>
<td>0.8 to +1.6 V</td>
</tr>
<tr>
<td>Breakdown</td>
<td></td>
</tr>
<tr>
<td>P⁺ to N</td>
<td>45 V</td>
</tr>
<tr>
<td>N⁺ to P⁻</td>
<td>24 V</td>
</tr>
<tr>
<td>P⁻ to N</td>
<td>250 V</td>
</tr>
<tr>
<td>Substrate NPN Bipolar Transistor</td>
<td></td>
</tr>
<tr>
<td>$\beta (I_C = 1 \text{ mA})$</td>
<td>100 - 150</td>
</tr>
<tr>
<td>$BV_{CEO}$</td>
<td>60 V</td>
</tr>
<tr>
<td>Minority Carrier Generation-Recombination Lifetimes (C-(t))</td>
<td>100 (\mu)sec</td>
</tr>
</tbody>
</table>
Figure 35. Boron Implant Sheet Resistance Versus Implant Dosage
geometry PMOS and NMOS Transistors are shown in figure 37. Figure 38 illustrates the I-V characteristics of the Substrate NPN Bipolar Transistor, which is used in the CMOS Operational Amplifiers and the FCES circuit at each tap position of the CCD analog delay line. Figure 39 illustrates a C-V characteristic of a PMOS capacitor and a C-t curve which illustrates a high bulk lifetime in excess of 350 µsec. This is due to the excellent bulk gettering with phosphorous and the front-surface anneal with hydrogen. The leakage current for the CMOS process is typically 10 nA/cm².

![Figure 37a. I-V Characteristic of N-Channel MOSFET (Low Voltage)](image)
Figure 37b. I-V Characteristic of P-Channel MOSFET

Figure 38. I-V Characteristics of the NPN Bipolar Transistor
Figure 39. C-t Measurement of Lifetime
The electrode structure of the CCD is an overlapping, dual polysilicon, co-planar, geometry as illustrated in the cross-section of figure 34. A Scanning Electron Microscope (SEM) view of the CCD structure is illustrated in figure 40(a) and 40(b) with the low-temperature silox overcoat and insulating thermal oxide between the two polysilicon layers clearly visible. The 2 μm overlap of the polysilicon electrodes is visible in figure 40(b), which was taken of a cross-section of the CCD analog shift register.

Figure 40a. Top View of CCD Analog Shift Register (Delay Line) With Electrode Length = 7 μm and Width = 125 μm
A Cal-Comp plot of the CCD Adaptive Signal Processor is illustrated in figure 41. Bonding pads are strategically placed on the chip to evaluate intermediate operating points. The waveforms obtained on the various component sections of the CCD Adaptive Signal Processor and discussed in Section III, were obtained by either probing or bonding to these pads. For example, the CCD Analog Delay Line waveforms were obtained by examination of the tapped outputs as indicated in the center of figure 41. The organization of the chip is illustrated in figure 42. The digital clocking and waveform generation circuitry is located on the left side of the chip, whereas, all analog signal processing is maintained on the right side of the chip to minimize interaction. A more detailed description of the chip can be found in Section III and figure 8 which illustrates a complete schematic
Figure 41. Cal-Comp Plot of the CCD Adaptive Signal Processor Integrated Circuit

Figure 42. CCD Adaptive Signal Processor Chip Organization
of the functional operation. Figure 43 is a photomicrograph of the completed CCD Adaptive Signal Processor Integrated Circuit which is a 180 mil x 220 mil die size. The total power dissipation of the chip is approximately 250 mW and the frequency response limitation (i.e., sampling clock frequency of the CCD) is set by the bandwidth of the Operational Amplifiers which determines the settling time accuracy in the analog signal processor. Maximum CCD clocking frequency is about 100 kHz while minimum clocking frequency, set by thermal leakage considerations, is approximately 1 kHz.

Figure 43. CCD Adaptive Signal Processor Photomicrograph
Chip Size 180 Mils x 220 Mils
V. APPLICATIONS

There are a number of applications for adaptive filters with special need for real-time signal processing. Several applications are:

- Estimation/Prediction
- Echo Cancellation
- Filtering
- Speech Analysis
- Spectral Analysis
- Noise Cancellation
- Data Compression
- Coherent Signal Processing
- Interpolation
- Frequency Measurement
- Multiple Linear Regression
- System Modeling

ADAPTIVE NOISE CANCELLATION

A very important application area is adaptive noise cancelling such as the removal of interference in electrocardiography, noise in speech signals, clutter cancellation in antenna (or similar type systems with hydrophones, seismic/acoustic transducers, electro-optical sensors, etc.) sidelobe interference, and coherent signal processing when periodic signals must be separated from broadband interference such as spread-spectrum systems. Figure 44 illustrates the application of adaptive noise cancelling to electrocardiography, such as cancellation of 60 Hz interference in conventional ECG, the donor ECG in heart transplants, and the material ECG in fetal electrocardiography. The advantage of this technique is the cancellation of the interference even when the latter drifts, since the reference input to the filter will also drift. An example of this application is illustrated in figure 45 which indicates the operation of the CCD Adaptive Filter before and after adaptation.
Figure 44. 60 Hz Interference Cancellation with a 2-Tap Adaptive Filter in Electrocardiography

Figure 45. CCD Adaptive Noise Canceller With 2-Tap Adaptive Element
A second area is the cancellation of noise in speech signals such as the situation which arises in pilot communications with a high level of background engine noise. This interference contains strong periodic components in the speech frequency band and the intelligibility of the radio transmission is affected. A conventional filter would not be sufficient since the frequency and intensity of these interference signals vary with engine speed and load, in addition to the location of the pilots head. Figure 46 illustrates the cancellation of noise in this particular example. A reference input is obtained by placing a second microphone at a suitable location in the pilot's cabin. Experiments have performed to illustrate the concept of noise cancellation with strong acoustical interference in speech transmission. The interference consisted of an audio frequency triangular wave that contained many harmonics which varied in amplitude and phase because of the multipath scattering effects throughout the room. Typically, 16 analog weights "rendered the interference barely perceptible to the remote listener.

Figure 46. Cancellation of Noise in Speech Communication

---

A third area of noise cancelling is in adaptive cancellation of sidelobe interference in receiving arrays. For example, a sensor beamformer may be constrained with the adaptive noise canceller as shown in figure 47. The reference input to the noise canceller is obtained from the "organ-pipe" beam-former array after summation. Figure 48 illustrates photomicrographs of 16 and 69 input "organ-pipe" geometries\(^2\) which buried channel CCD technology and on-chip, support circuits to reconstruct the sample-data signals.

![Diagram](image)

**Figure 47.** An Adaptive Beamformer Array to Remove Jammer Interference

---


A fourth area of interest is the separation of broadband and periodic signals as illustrated in figure 49. The insertion of a fixed delay in the reference path, as shown in figure 49a decorrelates the broadband components and the narrow-band components remain correlated. This is an excellent method in the case when no external reference input is available such as speech or music playback in the presence of tape hum or turntable rumble. Another area of application is in spread-spectrum communication with narrow-band jamming. Figure 49b illustrates the recovery of the periodic components with applications to automatic signal seeking and the enhancement of low level sinusoidal signals buried in broadband noise. Thus, the adaptive filter functions as a coherent signal processor. An important application area is the use of the CCD Adaptive Signal Processor as a Maximum-Entropy Method (MEM) for a pre-whitening, clutter cancellation filter in Radar and Sonar Doppler Signal Processing.
ADAPTIVE LINEAR PREDICTION FOR NARROWBAND SPEECH/VOICE PROCESSING

A promising area for CCD adaptive filtering is in speech processing where redundancy in the spoken word has long been recognized by researchers. Electrical processing of speech which takes into account this redundancy can be used to substantially reduce the bandwidth required for speech transmission. For example, if speech is sampled and quantized at 56 k bits/sec (7 bits or 128 possible amplitude levels per sample at 8 k samples/sec) for acceptable fidelity and the channel bandwidth restricts transmission to below 4 k bits/sec, then a speech compression ratio of approximately 15:1 is attempted. This low data rate would permit speech to be transmitted over high frequency radio or telephone links which have bandwidths barely wide enough for the original analog speech sounds. Such a narrow-band voice digitizer may be used in frequency division multiplexing for simultaneous transmission over wide-band channels. Narrow-band digitized speech...
lends itself to encryption for secure communications and provides a better S/N then a wide-band digitizer particularly in RF transmission communication satellite links with limited or fixed available power.

"Speech compression, which maintains intelligibility, has always been difficult because speech consists of more than words and messages. Speech has the vocal timbre and conversational idiosyncrasies of the speaker and the emotion behind his words. It is normally constructed in an impromptu manner and delivered in a free and informal fashion. Speech flows in time as a continuation that a voice digitizer must process in real time, leaving no chance for later evaluation or correction. Although the information content of the message itself may be low, (possibly below 100 bits/sec), transmission of the subtle vocal inflections requires a date rate of several thousand bits/sec."³ Historically, speech compression and reconstruction began with the Dudley channel vocoder in 1936 in which the Fourier Spectrum characteristics of speech determined the parameters of a filter bank. This vocal tract filter bank approximated the vocal tract resonance characteristics of speech and it was excited by a pulse generator (variable period) to approximate the vowels or larynx vibration and a random noise generator to represent the consonants or fricative nasal sounds.

Another technique has proven quite successful in speech compression: linear predictive analysis.⁴ The Fourier analysis method treats the past signal, and the linear predictive analysis method attempts to predict the future signal. Linear prediction uses time domain characteristics of the speech signal and the voice signal is analyzed as a linear combination of present and past values to form a set of prediction coefficients. If 10 to 12

consecutive samples of speech are taken (i.e., a speech segment of 1.25 to 1.5 milliseconds), then prediction coefficients can be generated as the tap weights in an adaptive filter. Although only 10 to 12 prediction coefficients are needed, one must accumulate many speech samples (e.g., 100 to 200 samples) to determine these coefficients with some degree of accuracy. The accuracy of these measurements was discussed by Gauss, with regards to highly redundant or over-determined equations, and he formulated the method of least-squares. This method is used in the CCD adaptive filter.

Figure 50 illustrates a functional diagram of a conventional digital linear productive narrowband voice processor. The major functional elements of this system are

- vocal tract analyzer
- encoder/decoder
- pitch extractor
- synthesizer
- voice/unvoice analyzer

![Functional Diagram of a Conventional Digital Linear Productive Narrowband Voice Processor](80-0976-V-43)
Digital systems which use linear prediction have been analyzed and built, however, the major limitations to an all digital approach are size, power dissipation, and cost. Table 8 illustrates a comparison between the digital, hybrid, and discrete analog sampled approaches for a narrow-band voice system.

Figure 51 illustrates the use of the CCD Adaptive filter as an Analysis filter to generate the prediction coefficients $W_1...W_N$. The voice input is band-pass filtered and inputted to the adaptive filter. The filter input is also used as the primary or desired signal to generate an error called the prediction residual. This error may be further processed to extract the pitch period, amplitude, and voice/unvoice decision. The speech sample may be nominally 20 msec in length and the error must converge to its minimum value in this time frame. Near the end of the time frame, a unit pulse is inserted into the filter and the filter output becomes the converged weights or prediction coefficients. The clipped data LMS algorithm has been computer/simulated at NRL with the following constraints,

- preemphasis filter on the input signal
- $W_k < 0.98$
- an increase of the unit circle (Z-domain) by 10 percent with scaling of the prediction coefficients
- 10 prediction coefficients of bit levels: 8,8,8,8,7,7,7,6,5,5
- data rate of 3600 bits/sec.

The prediction coefficients generated with the clipped data LMS algorithm and the above constraints were used to synthesize speech. Test sentences were employed and the playback of the reconstructed speech indicated good speech reproduction and quality, although the

---


7G.S. Kang, Private Communication, Naval Research Laboratories (1977)
latter is a subjective parameter. Thus, a CCD adaptive filter with 10 weights operating at a 8 kHz sample rate is an excellent candidate for this particular application.

Robust Linear predictive coding (LPC) Systems required a "prewhitening" type filler preceding the analyzer to remove strong narrow-band interference. The CCD Adaptive Signal Processor may be used as (1) a front-end noise-canceler preceding the (2) analyzer portion of the LPC system.

**ADAPTIVE ECHO CANCELLATION FILTERS**

An important application of CCD adaptive transversal filters is in echo cancellation in the telephone network. Weinstein says, "It is, to be honest, remarkable that a technique (echo cancellation) which has been studied, favorably appraised, and implemented

---

Figure 51. CCD Adaptive Filter for Linear Prediction Analysis of Speech
in experimental hardware for more than 10 years has still not been commercially applied. The obvious reason is that echo cancellers which performs better than echo suppressors have tended to cost much more than echo suppressors, it is intrinsically more difficult to discover and separate an echo from a mixture of signals than to block everything." CCD adaptive filters offer a means to realize such an echo canceller.

The study of echos in the telephone network has shown that it is difficult to conduct a conversation when a person's voice returns with a delay greater than a few tens of milliseconds. The long-delayed echos are irritating and returns attenuated -40 dB below the speakers voice level will cause the speaker problems. Echos occur due to impedance mismatches in the communication system as illustrated in figure 52a, which describes signal leakage and reflection at the hybrid coupler. Figure 52b illustrates how an echo canceller is used to model the echo channel and generate an output echo replica to cancel the echo. This is particularly important in satellite-routed circuits which experience signal delays in excess of 500 msec. Digital echo-canceller chips have been built\(^9\) to interface with either an 8-bit\(\mu\)-law or A-law code for CODEC Applications.

**SYSTEM MODELING**

Perhaps one of the most important future applications of a monolithic adaptive CCD adaptive signal processor is system modeling. In this instance, an unknown system whose system transfer function is changing with time is to be measured in real time and in response to specific system inputs. Paralleling the unknown system with a CCD adaptive signal processor, the process of minimizing the MSE provides a set of adaptive processor weights which represent the impulse response (transfer function) of the system to be modeled. Once the impulse response is determined,

Figure 52. Echo Cancellation With CCD Adaptive Filters

the response of the system to another input is known. In particular, if a certain system output response is desired, then the system input can be adjusted in real time to provide this output response. Figure 53 illustrates the concept of system modeling as applied to adaptive predictive control. The unknown system is modeled in real-time, while in compressed time (off-line) the predicted control inputs to the system are determined with the CCD Adaptive Filter employed as a linear predictor. The use of adaptive predictive control (APC) has been the subject of many papers in the literature, particularly, the work of Richalet. APC may be applied in a number of application areas as illustrated in table 9. A particular area of interest is in the control of

10 G. Axelby, Private Communication, Westinghouse Electric Corp.
### Table 9

**APPLICATIONS**

- Machine Tool Systems
- Robotics
- Process Control
- Electrical Power Generation
- Jet Engine Control
- Nuclear Power Plant Control
- Ignition, Water/Heat, and Exhaust Control in Automobiles
- Manufacturing Processes
- Maritime Controls For Ships
- Missile and Aircraft
- Waste Water Purification and Desalination
- Biological Control Systems

---

**Figure 53.** System Modeling as Applied to Adaptive Predictive Control
industrial robots, where high speed operation will be required in the future. For example, in the case of an industrial robot for machining functions there are (1) cutting depth and feed-rate controls required when the grinding force varies, (2) changes relating to the location or orientation of a part within the robot area of influence may be controlled with tactile (e.g., pressure) and visual sensors which provide inputs to adapt to a changing environment. Table 10 illustrates the features that APC can provide for Industrial Robotics.

TABLE 10
INDUSTRIAL ROBOTICS

- Built-In Electronic Intelligence
- No Speed Change Gears or Belts
- No Brakes or Limit Switches
- Rapid Movement
- Accuracy
- Repeatability

VI. CONCLUSIONS

For the first time, an entire 16-tap weight Adaptive Signal Processor, which employs the "clipped-data" LMS Error Algorithm, has been implemented on a monolithic silicon chip of 180 mils x 220 mils die size. The inputs to the chip are analog and the processor uses discrete analog signal processing (DASP) to achieve a dynamic range of 60 dB in analog signal processing, a 50-dB dynamic range in the weights, and a maximum sampling frequency of 100 KHz. The organization of the Adaptive Signal Processor is a simultaneous up-date of the weights for each data sample entry into the processor, where the error is determined on a sample-to-sample basis. The entire power dissipation is approximately 200 mW and is determined by the operational amplifiers and comparators which set the sampling rate by the settling times in the sampling circuitry. The technology is CMOS bulk with double polysilicon electrodes of 7 μm lines and 5 μm spacings to achieve 2-1/2 phase CCD (surface channel) operation with non-destructive tapping of the analog signal samples. The CMOS technology permits the realization of analog operational amplifiers (11 mils x 16 mils) and comparators, together with CMOS logic, buffer I/O's, and level translator-drivers.

A comparison of the DASP approach for advanced adaptive signal processing with the conventional digital implementation indicates the advantages for the former. The digital approach would have to achieve a minimum 8-bit resolution in signal and tap weight dynamic range to be comparable to DASP. An analysis of the digital implementation indicates the need for a 16K gate chip (gate = 2-input NAND gate) custom layout, minimum feature sizes of 2 μm (i.e., 2 μm lines and spacings), double
metal technology, and CMOS bulk technology for low standby power dissipation. In addition, 2 A/D converters and 2 D/A converters would be required to provide the necessary I/O capability of the DASP implementation of the Adaptive Signal Processor. The digital portion of the processor (i.e., the 16K gate chip) is in keeping with the goals of VHSIC, phase 1, where a functional throughput rate (FTR) = 5 x 10^{11} is desired. In this example, a 16K gate chip of 250 mils x 250 mils die size, and operating at a 20 MHz clock rate (this rate is required to access signal and weight data from RAM and to achieve the 8 x 8 digital multiples for a nominal 50 KHz sampling rate) would provide a FTR = 7.8 x 10^{11} gates-cm^{-2}Hz (e.g., 16K x 20 MHz/(0.4 cm^2)). Although the advantages of the digital approach are the extremely slow sampling rates for control applications, and the storage and retrieval of weight values for system modeling, etc., the cost and yield of such a chip, exclusive of the power dissipation and A/D - D/A requirements, are certain to be easily an order of magnitude over the DASP approach.

In this preliminary study of the feasibility of DASP for such an Adaptive Signal Processor we concentrated on the system architecture and technology which would lead to a monolithic silicon chip, and would be extendible to other architectures and algorithms, and permit the increase in tap weights from an initial value of 16 to say, 256. The basic components of the Adaptive Signal Processor are the CCD Analog Delay Line with non-destructive taps, a set of adjustable tap weights represented by the electrically reprogrammable analog conductance MOSFET's and an algorithm, to control and up-date the weights. The Adaptive Signal Processor has been designed with versatility in mind. Internally or externally generated errors may be used to adjust the tap weights at each tap location. In addition, the weight values may be determined internally or programmed externally from MDAC's. A feature exists to recycle the weights for long retention. A so-called "bias-tap" or 17th tap is employed to measure the average level of the incoming reference signal.
and may be used to compensate for input drift. A provision exists for the cascading of chips to achieve longer chains of tap weights. Finally, the control of the convergence and accuracy of the adaptive signal processor is accomplished with an off-chip scaling network.

The basic functional components of the Adaptive Signal Processor chip have been evaluated as described in this report. Minor photographic mask modifications have been made to correct the few errors in circuit layout and selection of component values. Additional processing and evaluation is planned to permit the complete evaluation of the Adaptive Signal Processor. The applications of this type of Adaptive Signal Processor are wide-ranging and should have a large impact on the development of advanced VLSI signal processing systems.
APPENDIX A

The simplified block diagram of the adaptive filter shown in figure A-1 is used to calculate the convergence factor. For a given tap output, $x_k$, the weighted output voltage, $v_o(m)$, is given by

$$v_o(m) = R \left( g_{ds}^+ (m) - g_{ds}^- (m) \right) x_k(m)$$

which yields an effective weight

$$w_k(m) = \frac{v_o(m)}{x_k(m)} = R \left( g_{ds}^+ (m) - g_{ds}^- (m) \right)$$

where:

$$g_{ds}^+ (m) = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{gw}^+ (m) - V_T)$$

$$g_{ds}^-(m) = \beta (V_{GW}^- (m) - V_T)$$

Referring to the figure

$$g_{ds} (m+1) = \beta \left[ V_{GW}^+ (m) + C_{BC3} |\epsilon| - V_T \right]$$

where:

$G_{\epsilon} \triangleq$ error channel gain

$$= R_{ext} R \text{ (see figure A-1)}$$

$G_{BC3} = \text{gain of BC}^3 \text{ circuit}$

$$= \frac{C_2}{C_g} \text{ (see figure A-1)}$$

A-1
\[
\begin{align*}
\therefore W_k(m+1) &= \left[ g_{ds}^+(m+1) - g_{ds}^-(m+1) \right] R \\
&= W_k(m) + \beta R G_\epsilon G_{BC} |\epsilon| \\
&= W_k(m) + 2 \mu |\epsilon| \\
\therefore \mu &= \frac{\beta R G_\epsilon G_{BC} |\epsilon|}{2} \\
&= \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \frac{R_{ext}}{R} \frac{C_2}{C_g} \\
\mu_n &= 550 \text{ cm}^2/\text{V sec} \\
C_{ox} &= 3.4 \times 10^{-8} \text{ f/cm}^2 \\
\frac{W}{L} &= 2 \\
\frac{C_2}{C_g} &= 5 \\
\therefore \mu &= (4.68 \times 10^{-5}) R_{ext}
\end{align*}
\]
Figure A-1. Adaptive Filter Block Diagram