EFFECT OF ANNEALING TEMPERATURES ON TCR AND RESISTANCE VALUES

UNCLASSIFIED

NSWC/WOL/TR-78-54

APR 78  H MORRIS, H RHODES
EFFECT OF ANNEALING TEMPERATURES ON TCR AND RESISTANCE VALUES FOR DC SPUTTERED Cr-Si THIN FILM RESISTORS

BY HAYDEN/MORRIS
HENRY/RHODES

UNDERWATER SYSTEMS DEPARTMENT

11 APRIL 1978

Approved for public release, distribution unlimited.

NSWC NAVAL SURFACE WEAPONS CENTER
Dahlgren, Virginia 22448 • Silver Spring, Maryland 20910
**Title:** Effect of Annealing Temperatures on TCR and Resistance Values for D.C. Sputtered Cr-Si Thin Film Resistors

**Authors:** Hayden Morris, Henry Rhodes

**Abstract:** Thin film high value resistors (>10000Ω) composed of a silicon-chromium mixture were sputter deposited under d.c. conditions in argon on to 99.6% as-fired alumina substrates. Reported are effects on TCR and resistor values which resulted from the variation of annealing temperatures. The resistors are for use in the fabrication of hybrid microcircuits intended for circuit applications which involve low power, low noise, digital and linear design requirements.
SUMMARY

This report concerns thin film high value resistors (>1000 Ω/□) composed of a chromium—silicon mixture and sputter deposited under DC conditions in argon on 99.6% as-fired alumina substrates. Reported are effects on TCR and resistor values which resulted from the variation of annealing temperatures. The resistors are for use in the fabrication of hybrid microcircuits intended for circuit applications which involve low power, low noise, digital and linear design requirements.

E. C. WHITMAN

By direction
ACKNOWLEDGEMENTS

The CLIP-2 circuit used in this work is based on a circuit design developed by R. Quintero. The progress of the work was aided by the efforts of M. C. Marlow in carrying out various phases of the processing.
CONTENTS

INTRODUCTION ......................................................... 5
PROCEDURES AND RESULTS ........................................... 6
   Experimental Procedure ........................................... 6
   Results ............................................................. 11
CONCLUSIONS ............................................................ 16
REFERENCES ............................................................. 17
**ILLUSTRATIONS**

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Resistor Test Pattern</td>
<td>8</td>
</tr>
<tr>
<td>2</td>
<td>CLIP-2 Circuit Pattern</td>
<td>9</td>
</tr>
<tr>
<td>3</td>
<td>2&quot; Single Zone Tube Furnace Temperature Profile</td>
<td>10</td>
</tr>
<tr>
<td>4</td>
<td>Variation in Resistivity Vs. Annealing Temperature</td>
<td>12</td>
</tr>
<tr>
<td>5</td>
<td>Annealing Cycle Typical Temperature Variation</td>
<td>13</td>
</tr>
<tr>
<td>6</td>
<td>TCR Vs. Annealing Temperature</td>
<td>14</td>
</tr>
</tbody>
</table>
INTRODUCTION

The design of low noise and low power hybrid microcircuits requires the use of high value thin film resistors with a temperature coefficient of resistance (TCR) value as close to zero as possible, such as ±10 parts per million per degree centigrade change in temperature (ppm/°C). Many techniques have been developed to form high value resistors on a substrate by the vacuum deposition of dielectric or semiconductor materials mixed in various ratios with metallic materials. It has been found that thin film resistors with specific resistivity and TCR values resulted from particular processes. The resistor characteristics were reported to be determined by process parameters such as the manner and rate of deposition, the substrate material, the substrate temperature, the resistive material, etc.

The development of chromium-silicon thin film resistor technology for monolithic silicon integrated circuit fabrication has been reported by Youmans\(^1\) using vacuum deposition techniques, and later by Waits\(^2\) using DC sputtering techniques. The results reported by Waits using various Cr-Si mixtures and DC sputter deposition techniques became of interest to the thin film hybrid microcircuit work because of the resistivity and TCR values which were obtained. A reference was made by Waits\(^3\) to the deposition of Cr-Si resistor films on alumina ceramic substrates, as in the fabrication of hybrid microcircuits, but the results were not discussed in detail. The mixture ratios of chromium in silicon which Waits deposited ranged from 17.0 to 33.0 atomic percent chromium. As the ratio of chromium was increased, the resistivity was reported to decrease from 0.1 to 0.001 ohm-cm and the TCR changed from -1500 to +500 ppm/°C. In particular, it was found that for a mixture containing 27 atomic

percent of chromium, the resistivity was about $7.4 \times 10^{-3}$ ohm-cm and
the average TCR was near zero. The post deposition annealing
process to stabilize resistors was conducted in a nitrogen atmos-
phere at 550°C because that is the temperature necessary to alloy
aluminum contacts to the silicon-integrated circuit. The results
reported by Waits for Cr-Si mixtures are similar to those for
mixtures of Cr-SiO reported by Glang et al,4 Neugebauer,5 and also
Gasperic and Navinsek,6 i.e., the TCR becomes more positive as the
resistivity decreases, and the resistivity decreases as the
metallic content increases.

Adapting a technology for another application can produce
different characteristics for a thin film resistor material. This
results from factors such as macroscopic changes in the films due
to different deposition or processing parameters, and differences
in substrate parameters such as thermal coefficients of expansion
and surface roughness. The work reported here describes the
differences in Cr-Si thin film resistor characteristics when
hybrid microcircuit fabrication processing on alumina ceramic is
used instead of silicon integrated circuit processing. In addition,
other observations are presented and possible causes for the
differences in film characteristics are discussed.

PROCEDURES AND RESULTS

Experimental Procedure

In the work reported here, 27 atomic percent chromium in
silicon films were sputter deposited using argon gas under DC
voltage conditions in an oil diffusion pumped vacuum chamber.
The substrates on which the resistor films were deposited were
as-fired 99.6% alumina with dimensions of .750 x .750 x .030 inches.
The substrates were prepared for the deposition by one of two
cleaning processes. One method employed was to scrub the sub-
strates with detergent using a cotton swab and then placing them
in a detergent ultrasonic bath for fifteen minutes. Next, they
were rinsed several times with distilled water and agitated
ultrasonically. After blow drying them in air, they were placed
in a detergent ultrasonic bath for fifteen minutes. Next, they
were rinsed several times with distilled water and agitated
ultrasonically. After blow drying them in air, they were placed
in boiling trichloroethylene for 15 minutes, followed by a 5-minute
room temperature acetone bath, which was followed by 15 minutes
in boiling H₂O₂. The next step was several ultrasonic rinses in
distilled water followed by an ultrasonic bath in isopropyl alcohol
after which they were blown dry and placed in an 85°C oven for one

and Structure of Cr-SiO Cermet Films," Journal of Vacuum
Science and Technology, Vol. 4, No. 4, P. 163.
5. Neugebauer, C. A., "Resistivity of Cermet Films Containing
hour before being placed in the deposition chamber. The second and preferred cleaning method starts out the same with swabbing the substrate using detergent. This was followed by a detergent ultrasonic bath, then several rinses in distilled water with ultrasonic agitation followed by an ultrasonic rinse in isopropyl alcohol for 15 minutes. After this, they were blown dry and placed in an air oven at 100°C for at least ten minutes. The substrates were placed on the substrate table in the deposition chamber after the oven temperature had been lowered to 100°C. The chamber was evacuated to a pressure of at least 5 x 10^{-7} Torr (6.67 x 10^{-5} Pa) and after the throttle valve was actuated, argon pressure was leaked in and set at 5.6 x 10^{-3} Torr (7.5 x 10^{-1} Pa) as measured on a thermocouple gauge in the deposition chamber. The Cr-Si sputtering target (13 cm in diameter) was sputtered for at least 25 minutes at 2.5 kV DC prior to deposition. After the presputtering, and since there was no mechanical shutter in the chamber, the discharge was turned off and the substrate table was rotated into position under the target with a separation distance of three centimeters. The discharge was then restarted at a target potential of 1250 or 1500 volts as desired. The deposition rates were 1.5 and 2.5 angstroms/second for the respective voltages and the films were deposited to a thickness of at least 400 angstroms. The thickness was measured using Tolansky interferometry methods on a glass slide which had been masked mechanically during the deposition. After deposition, the films were overcoated in a vacuum chamber with the contact metal film. At first, chromium and gold were used as the conductor/contact metal, however, it was found that the contact to the resistor films was not ohmic and this resulted in data which was inconsistent. For this reason the titanium, palladium, gold metallurgy was tried as the contact/conductor film and results were excellent. The metallization film thicknesses were 700Å, 2000Å, and 12000Å, respectively. The next steps in the processing were to delineate the conductor and resistor patterns using photolithography and chemical etching along with R.F. sputter etching. A resistor test pattern used in this work is shown in Figure 1, and a circuit pattern is shown in Figure 2. The resistor values were measured before and after various annealing temperatures to determine the effects on resistor and TCR values. The annealing cycles were carried out in a two-inch diameter single zone tube furnace having a heated zone 12 inches in length and with electronic feedback control of the heated zone. The temperature profile of the heated zone is shown in Figure 3. The substrates were placed within a four-inch length at the center of the heated zone, with argon or nitrogen flowing into one end of the tube at a rate of one standard cubic foot per hour (SCFH). The TCR value was determined by measuring the resistance at 50°C and then 150°C and calculating the TCR from the following equation where $R_1$ is measured at 50°C and $R_2$ is measured at 150°C.

$$\alpha \text{ (ppm/°C)} = 10^4 \left( \frac{R_2}{R_1} - 1 \right)$$
Figure 1
Resistor Test Pattern
Figure 2

CLIP-2 Circuit Pattern
FIGURE 3. 2" SINGLE ZONE TUBE FURNACE TEMPERATURE PROFILE

CENTER TEMPERATURE

TEMPERATURE DIFFERENCE °C RELATIVE TO OVEN CENTER

@ 500°C, ONE SCFH GAS FLOW
3 SETS OF DATA.

DIRECTION OF GAS FLOW
No attempt was made to analyze the films to determine macroscopic and crystalline changes resulting from the various annealing temperatures.

Results

The effect of annealing temperatures on resistor values is shown for typical resistors in Figure 4, where the percent change in resistor values from the as-deposited value is plotted for specific annealing temperatures. The data plotted for the 470°C and 535°C annealing temperatures is presented to show the extremes of variation for four substrates from different deposition runs. At temperatures somewhere above 535°C, the metallization began to diffuse along the resistor causing resistor values to vary over a wide range for a run and therefore not to be reproducible with any accuracy. The variation of temperature as a function of time for a typical annealing cycle is shown in Figure 5.

The temperature coefficient of resistance was found to change also as a function of the annealing temperature, becoming more positive as the annealing cycle temperature was increased. At a temperature in the range of 485°C, the temperature coefficient of resistance was in the range of zero (+10). In Figure 6, data is plotted for typical resistors deposited at rates of 1.5 and 2.5 Å/sec showing the temperature coefficients of resistance resulting from various annealing temperatures. Some of the data shown is for resistors subjected to a single annealing temperature, while other data is for typical resistors subjected to several annealing cycles in sequence. It should be mentioned that several substrates were subjected to annealing in air atmosphere after being annealed in argon at the same temperature, with the result that resistivity was increased by from 9% to 13% and the TCR value changed typically by a factor greater than two, such as from +15 to +37 ppm/°C. At present, a set of data has not been obtained for air annealing at various temperatures.

In comparing results with those obtained by Waits for 27 atomic percent Cr films for monolithic integrated circuits, one finds that the resistivity values are in the same range, 4.74 x 10^{-2} to 1.1 x 10^{-2} ohm-cm, after consideration of surface roughness and differences in effects of annealing cycles.

However, the zero temperature coefficient of resistance was obtained at an annealing temperature lower than that for silicon monolithic integrated circuits, 485°C compared with 550°C. As to the reason why there are changes in TCR as a result of post deposition annealing conditions, one can only speculate since the films in this work were not analyzed to determine crystalline changes. The work by Waits reported that the diffraction patterns became sharper and lines indicating Cr were observed after the films were annealed at 550°C in N₂. The work reported tends to support that observation since as the annealing temperature increased, the TCR becomes more
FIGURE 5. ANNEALING CYCLE TYPICAL TEMPERATURE VARIATION
positive indicating that chromium is influencing the characteristics of the film to a greater extent.

Other work reported in the literature by Hall\textsuperscript{7} considers effects on TCR because of the mismatch of thermal coefficients of expansion for the film and the substrate material. Calculations for our films based on Hall's work indicates that the TCR value for the film on alumina should be less positive than for the same film on a silicon substrate. The work reported by Buczek\textsuperscript{8} for reactively evaporated Ni-Cr films concludes that for a discontinuous or cermet film (when the substrate mismatch has a negligible effect) the TCR becomes more positive because of the increase in grain diameter and decrease in grain spacing. It is believed that our results tend to support Buczek's findings.

There have been some results reported where consideration was given to the influence of post deposition treatment on the TCR of the thin film resistor. Glang et al\textsuperscript{4} reported results with a very low resistivity mixture of 83 atomic percent chromium in silicon showing that higher temperatures during the annealing cycle resulted in even more positive TCR values and demonstrated thereby that the oxide in Cr-SiO mixtures is the factor causing high resistivities and negative TCR's. Sato et al\textsuperscript{9} and later Ostrander et al\textsuperscript{10} in work with tantalum nitride resistors found that the temperature coefficient of resistance could be made to approach zero, as a result of annealing in vacuum at a particular temperature for several hours. In still other work on thick films, Isaak\textsuperscript{11} has shown that for palladium-silver and resistor glaze inks, the annealing cycle determines the TCR.


CONCLUSIONS

The following conclusions can be drawn from this work:

(1) High value resistors in the range of $4.74 \times 10^{-3}$ to $1.1 \times 10^{-2}$ ohm-cm can be sputter deposited on as-fired 99.6% alumina substrates from a target consisting of a mixture of 27 atomic percent Cr in Si.

(2) The temperature coefficient resistance can be controlled as a function of the annealing temperature.

(3) The TCR value does not appear to be varied by differences in the deposition rate from 1.5 to 2.5 Å/second.

(4) There is difficulty in obtaining good ohmic contact to Cr-Si material using chromium and gold metallization.

(5) Good ohmic contacts can be made easily to Cr-Si material using the Ti-Pd-Au metallization.

(6) Cr-Si resistor films and the Ti-Pd-Au metallization can be delineated easily using chemical etching and R. F. sputter etching techniques.

It is also concluded that the investigation should be conducted further to determine such questions as the affect of air annealing and temperature variation on TCR; resistor stability under bias and storage conditions; the effects of factors such as gas flow rate, temperature control and annealing cycle duration on TCR and resistivity values; the effects of film thickness variations; the exact influence of coefficients of expansion mismatch between substrate and resistor film; also analysis of the films to determine changes in grain size and crystalline structure. In addition, it would be of major interest to our hybrid circuit work to determine the influence of the annealing cycle on the characteristics of other mixture ratios of chromium and silicon films and also on certain mixtures of Cr and SiO.
REFERENCES


DISTRIBUTION LIST

Deputy Commander (03) (7S20) 1
N. Butler (304) (8W60) 1
Research and Technology Directorate
Naval Electronic Systems Command Headquarters
Washington, DC 22320

L. Sumney (3042) (8W60) 1
Solid State and Special Device Technology Branch
Research and Technology Directorate
Naval Electronic Systems Command
Washington, DC 22320

Deputy Commander 1
Research and Technology Directorate NSEA-03
Naval Sea Systems Command Headquarters
Washington, DC 20360

E. C. Libby 1
Aegis Project Office NSEA-PMS 403
Naval Sea Systems Command
Washington, DC 20360

T. Draschil 1
Materials Mechanics Division (NSEA-035)
Naval Sea Systems Command Headquarters
Washington, DC 20362

Assistant Commander for Research and Technology (NAIR-03) 1
Naval Air Systems Command
Washington, DC 20361

J. D. Willis 1
Technology Administrator for Electronic Sciences (NAIR-310-B)
Research and Technology
Naval Air Systems Command
Washington, D.C. 20361
J. O. Dimmock (ONR 427)  
Electronic and Solid State Science Programs  
Physical Sciences Division  
Office of Naval Research  
Washington, DC  22217

J. R. Hannan  
National Security Agency  
Ft. George G. Meade, MD  20755

Jack A. Garrett  Code 3907  
Air Force Materials Laboratory (LTE)  
Wright-Patterson AFB, OH  45433

R. L. Loiselle  
Air Force Electronic Systems Division (TML)  
L. G. Hanscom Air Force Base  
Bedford, MA  01731

J. P. Farrel  
Code 3632  
Rome Air Development Center  
Griffiss Air Force Base, NY  13440

L. Kitchman/W. E. Isler  
Code 2405  
Harry Diamond Laboratories  
2800 Powder Mill Road  
Adelphi, MD  20783

Dr. D. R. Breuer  
T.R.W. Systems Group I  
Redondo Beach, CA  90278

Dr. Robert K. Waits  
Data Systems Division  
Hewlett-Packard Company  
Cupertino, CA  95014

Dr. Reinhard Glang  
Development Laboratories  
IBM Corporation  
Manassas, VA  22110

Assistant Director (3D1079)  
Electronics and Physical Sciences  
Research and Advanced Technology  
Department of Defense Research and Engineering  
Arlington, VA  20301
S. L. Hart Code 901.3
Michael Cowart Code 815
Commanding Officer, Naval Avionics Facility
6000 E. 21st Street
Indianapolis, IN 46218

Earl Riggs Code 7024
Microelectronics Branch
Naval Weapons Support Center
Crane, IN 47522

Dr. W. Dean McKee Code 9253
C. A. West Code 923
Dr. O. H. Lindberg Code 9253
Naval Oceans Systems Center
271 Catalina Boulevard
San Diego, CA 92152

W. P. Webster Code 5525
R. A. Tolkmitt Code 5525
Naval Weapons Center
China Lake, CA 93555

A. Brodzinsky Code 5200
Electronics Technology Division 258, Bldg 208
David O. Patterson Code 5261
Richard Prom
Naval Research Laboratory
Washington, DC 20390

E. B. Crosen N255
Naval Missle Center
Point Mugu, CA 93042

Phillip G. Danforth Code EA311
Naval Underwater Systems Center
Newport, RI 02840

Dr. C. G. Thornton
Dr. I. H. Pratt
Dr. K. L. Amsel
ECOM
U. S. Army Electronics Technology and Devices Laboratory
Ft. Monmouth, NJ 07703

Defense Documentation Center
Cameron Station
Alexandria, VA 22314
TO AID IN UPDATING THE DISTRIBUTION LIST
FOR NAVAL SURFACE WEAPONS CENTER, WHITE
OAK TECHNICAL REPORTS PLEASE COMPLETE THE
FORM BELOW:

TO ALL HOLDERS OF  NSWC/WOL/TR 78-54
by Hayden Morris, Code CU-31
DO NOT RETURN THIS FORM IF ALL INFORMATION IS CURRENT

A. FACILITY NAME AND ADDRESS (OLD) (Show Zip Code)

NEW ADDRESS (Show Zip Code)

B. ATTENTION LINE ADDRESSES:

C.

☐ REMOVE THIS FACILITY FROM THE DISTRIBUTION LIST FOR TECHNICAL REPORTS ON THIS SUBJECT.

D.

NUMBER OF COPIES DESIRED _____________________________