This document is intended as a guide to the use of EMMYXL, the expression-oriented line-by-line assembler developed by Hedges for the Stanford Emulation Lab. It is intended to be used along with the Principles of Operation for the Stanford EMMY (TN #65, Dec., 1975) and the EMMY/360 Assembler (TN #74, Dec., 1975). Various IBM OS/370 and VSII documents may also prove useful.
EMMYXL USER'S GUIDE

by
Walter A. Wallach

March 1976

Technical Note No. 84

Digital Systems Laboratory
Stanford Electronics Laboratories
Stanford University
Stanford, California

The work herein was supported in part by the Army Research Office-Durham under Grant No. DAAG29-76-C-0001.
ABSTRACT

This document is intended as a guide to the use of EMMYXL, the expression-oriented line-by-line assembler developed by Hedges for the Stanford Emulation Lab. It is intended to be used along with the Principles of Operation for the Stanford EMMY (TN # 65, Dec., 1975) and the EMMY/360 Assembler (TN #74, Dec. 1975). Various IBM OS/370 and VSII documents may also prove useful.

The work herein was supported in part by the Army Research Office-Durham under contract DAAG29-76-G-0001.
# Table of Contents

1.1 EMMYXL ---------------------------------------- 1  
1.2 Expressions ---------------------------------- 1  
1.3 Multiply Step --------------------------------- 3  
1.4 Divide Step ---------------------------------- 6  
1.5 Branching and Conditional -------------------- 10  
1.51 T-Machine Conditional ------------------------ 11  
1.52 A-Machine Conditional ------------------------ 11  
2.0 Crossassembler Operation -------------------- 14  
2.1 Titles and Comments -------------------------- 14  
2.2 Location Counter Control --------------------- 14  
2.3 Listing Options ------------------------------- 15  
2.4 Code Generation ------------------------------- 16  
3.0 EMMY Simulator ------------------------------- 18  
References and Related Material --------------- 19  
Appendix A - Error Flags ------------------------ 20  
Appendix B - Using EMMYXL ---------------------- 23  
Appendix C - Sample EMMYXL Listings ----------- 26  
Appendix D - Sample Object Code ---------------- 31  
Appendix E - Sample Simulation Run ------------- 33  
Appendix F - Control Card Summary -------------- 36
1.1 EMMYXL

EMMYXL is an expression oriented, line-by-line assembler language which provides a concise, straightforward expression for each possible EMMY operation. The two sides of each microinstruction are coded by separate expressions delimited by a semicolon (";"). Conditional expressions are enclosed entirely in parenthesis (that is, a CONDITIONAL T-op would be coded by enclosing the entire instruction, both T- and A-side, in parenthesis. A conditional A-op branch would be coded by enclosing only the A-side in parenthesis). See TN#74.

The syntax of the EMMYXL language is presented in a separate document (TN#74) and will not be repeated here. Some points will be clarified and discussed.

1.2 Expressions

An expression is a sequence of identifiers and symbols separated by compile time operators (double operators, such as ++ or --). Expressions are evaluated left to right. More than two terms in an expression may lead to unpredictable results. Note, since expressions are evaluated right to left, the expression:

$$01$$
\( 8 - 3 + 4 \)

is evaluated to \( 8 - (3+4) = 1 \), rather than \( (8-3)+4 = 9 \).

Expressions may appear as arguments of DC and EQU pseudo ops. See TN\#74 for a more detailed discussion.
1.3 Multiply Step

Operation of the EMMY multiply step is described here. Sample code for a 32 bit multiply is included in the Appendix.

The multiply step is coded as:

MUS(AF,BF)

where AF and BF are host register identifiers. A single multiply step proceeds as follows:

1) The double length value obtained by concatenating the AF register contents (placed in bits $<63:32>$) and AF $\oplus$ 1 contents (placed in bits $<31:0>$) form the PRODUCT. Thus, the AF operand specifies an even/odd register pair. Either the even or the odd register may be specified, and it becomes the high order 32 bits of the PRODUCT. The other register becomes the low order 32 bits. (e.g., if AF is specified as 3, the product is REG[3]|REG[2]). (Note: the symbol $\oplus$ denotes EXCLUSIVE OR).

2) The least significant bit of the product is saved, and the product shifted right arithmetically by one bit. If OVERFLOW was set (by the previous MUS), then the sign bit is inverted.
3) If the least significant bit of the product was one (before the shift), then the multiplier, obtained from REG[BF], is added to the high 32 bits of the product. OVERFLOW is set or reset as needed. If no addition is performed, OVERFLOW is reset.

4) PRODUCT<63:32> is returned to REG[AF] and PRODUCT<31:0> returned to REG[AF ⊕ 1].

Since the arithmetic shift precedes the addition of the multiplier, an extra alignment step is necessary to properly align the 64 bit result. Thus, when multiplying two 32 bit numbers, 33 multiply steps are required, or 32 multiply steps followed by a right double arithmetic shift.

Programming Considerations

1) Operands may be either positive or negative two’s complement values.

2) When doing arithmetic on quantities of fewer than 32 bits, post shifting of the result may be required.

3) The register specified as AF must be cleared to zero before the first MUS is executed. Register AF ⊕ 1 must contain the
multiplicand. Values should not be modified between multiply steps.

4) After the required number of multiply steps, REG[AF] \| REG[AF \oplus 1] contain the 64 bit binary product.
1.4 Divide Step

Operation of the EMMY Divide Step is described. Sample code for a 32 bit binary divide is included in the Appendix.

The EMMY Divide Step uses a restoring division algorithm to accomplish binary division of a 64 bit dividend by a 32 bit divisor. The result after 33 divide steps is a 33 bit quotient and a 31 bit remainder.

The algorithm proceeds in much the same way as ordinary long division. The divisor is subtracted from the high-order 32 bits of the dividend. If the result is $\geq 0$, it replaces the high-order 32 bits of the dividend. The dividend is then shifted left by one bit, shifting in a low-order one if the subtraction was successful (result replaced dividend<$64:32$>), or a zero if unsuccessful (dividend<$64:32$> unchanged). After 32 divide steps, the least significant bit of the dividend is aligned at the low end of the high 32 bits of the dividend register (bit $<32:32>$). One final divide step is required to calculate the remainder and least significant quotient bit. This final step shifts the remainder left by one bit however, placing the quotient most significant bit in bit $<32:32>$ (the remainder now occupies bits $<63:33>$ of the dividend register).
When processing very large binary numbers, the correct 33 bit quotient and 31 bit remainder result following 33 divide steps.

EMMY Divide Step Operation

Divide Step proceeds as follows:

1) Contents of Reg[AF] | Reg[AF ⊕ 1] form the DIVIDEND and Reg[BF] the DIVISOR.

2) DIVISOR is subtracted from DIVIDEND<63:32>. If the result is >=0, it replaces DIVIDEND<63:32>.

3) DIVIDEND is shifted LEFT LOGICALLY by one bit. If result of step 2 was >=0, a one is shifted into the low-order bit.
4) DIVIDEND<63:32> is returned to Reg[AF], and DIVIDEND<31:0> returned to Reg[AF ⊕ 1].

Programming Considerations

1) Reg[AF]|Reg[AF ⊕ 1] initially contain the 64 bit dividend, while Reg[BF] contains the 32 bit divisor.

2) Before entering any divide steps, be sure all operand values are positive. Complement any negative values, remembering which operands were complemented.

Note: dividend must be treated as a 64 bit 2's complement binary number. Sign bit is Reg[AF]<31:31>. It must be complemented as a 64 bit number, not two 31 bit numbers.

3) Divisor value must not be zero.

4) 33 Divide Steps are required to divide a 64 bit dividend by a 32 bit divisor.
5) After 33 Divide Steps:
   Reg[AF]<0:0> | Reg[AF ⊕ 1]<31:0> contains the 33 bit quotient
   Reg[AF]<31:1> contains the 31 bit remainder
Since the quotient will rarely be greater than 32 bits, the
high order bit can usually be ignored, and Reg[AF] shifted
right logically by one bit to right align the remainder in
that register.

6) Divide Step is coded as follows:

   DIV(AF, BF)

7) Overflow may occur if the number of significant bits in
   DIVIDEND<63:32> is more than one greater than the number of
   significant bits in the Divisor. (Quotient requires more than
   33 bits). This condition will not be detected by the
   hardware.

8) For other than general case operands, fewer Divide Steps and
   some pre- and post-shifting may be used to accomplish
   division.
1.5 Branching and Conditional

The EMMY Processor contains two conditionally executed instructions, one a T-op, the other an A-op. In each case, an 8-bit mask and 3 modifier bits are specified. The modifier bits are denoted V, C, and S.

The mask and modifier bits dictate a test of either the CCODES or ICODES of R0.

The mask specification is used to select a subset of the specified codes, ie CCODES or ICODES if S=0 or 1 respectively. A code bit is selected for test if its corresponding mask bit is 1. If the C bit is one, the subset of codes is inverted.

The V bit controls the sense of the test. If V=0, the test will be true if any subset bit is true, otherwise the test fails. If V=1, the test will be true if all subset bits are zero, and false otherwise.

In summary, the mask is used to select a subset of the codes specified by S. If C=1, the subset is inverted. The test is true if V=0 and any subset bit (or inverted subset bit if C=1) is one, or if V=1 and all subset bits (or inverted subset bits if C=1) are zero. Otherwise, the test fails.
1.51 T-Machine Conditional

The T-op conditional controls the execution of the A-op contained in bits <17:0>. If the conditional test specified proves true, the A-op is suppressed; if the test proves false, the A-op is executed.

1.52 A-Machine Conditional

The A-machine conditional controls sequencing of microinstructions. A conditional test is specified as well as a 4-bit value, VAL. If the test proves true, then VAL, sign extended to 12 bits, is added to R0<11:0>, the microinstruction counter. Forward branches of up to 8 instructions beyond the current instruction (R0 + 7), or backward branches of up to 7 instructions prior to the current instruction (R0 - 8) are possible.

Programming Considerations

1) Conditions which may be detected are "any selected bit one or zero" and "all selected bits one or zero".
2) To build a conditional:

i) set S to specify ICODES (S=1) or CCODES (S=0).

ii) set mask to select desired code bits

iii) for T-op conditional, if you want the A-op executed if any selected bit is one/zero, set V=1, otherwise, if you want the A-op executed if all selected bits are one/zero, set V=0. For the A-op branch, if you wish to branch if any selected bit is one/zero, set V=0, otherwise, if you wish to branch if all selected bits are one/zero, set V=1.

iv) All mask definitions should be referred to the T-side, as described above. The assembler will make any adjustments for "NOT" conditions and A-side branches.

v) If you wish to detect any selected
bit one or all selected bits zero, 
set C=0, otherwise, if you wish to 
detect any selected bit zero or all 
selected bits one, set C=1.

2) A conditional mask is defined in EMMYXL by 
EQUating a tag to a MASK function specified as follows:

\[ \text{<tag> EQU MASK(<mask>,<v>,<c>,<s>)} \]

where \(<mask>\) is an absolute numeric value corresponding to 
the desired 8 bit mask, ie 255 \(\Rightarrow B'11111111'\) \(\Rightarrow\) select all 
bits. \(<v>,<c>,<s>\) specify V,C,and S bits and must be either 
one or zero. A mask function should not be coded directly in 
a conditional, rather EQUate a tag to the function and use 
the tag.
2.0 Crossassembler Operation

This section describes the use of EMMYXL as implemented under IBM VSII. The actual assembler is currently written in ALGOLW, but will eventually be converted to PL360.

2.1 Titles and Comments

Comments are coded by placing a period (".") prior to the first character of text. This causes the assembler to ignore the rest of the input card. This text is printed with the source listing. In addition, blank lines may be included to improve the readability of source listings.

A page eject is indicated by a plus ("+") in column 1. If columns 2 through 61 are not blank, they become the new title and are printed at the top of all subsequent pages (until a new title is defined). If no new title is indicated, the previous one, if any, is printed.

2.2 Location Counter Control

All addresses processed by EMMYXL are EMMY bus addresses.
Thus, micromemory addresses are X'FF0000' through X'FF0FFF', and the host register file addresses X'FF1000' through X'FF1007'. Main store addresses are currently X'000000' through X'003FFF'. The assembler can be used to initialize any location in the EMMY system memory, including the registers and main store.

The assembler location counter can be set using the ORIGIN pseudo op. The argument of the ORG instruction must be a valid bus address or a symbol whose value is a valid bus address. All tags attached to machine instructions are assigned the current value of the location counter, which is, of course, a bus address. When coding a micromemory location as a literal, be sure to code a control store address. (eg—to begin assembly at location X'100', code ORG X'FF0100').

2.3 Listing Options

By default, the assembler will produce a source listing during PASS 2. This listing consists of a title, which contains the language processor identifier and version date, a user supplied title, and page number. The title/page eject card is discussed in section 2.1. Following the title are up to 55 lines of assembled source text. Column 1 contains an error flag, if there was any error in that source statement, or a space, followed
by the location counter value, which is an EMMY bus address. An 8 hexadecimal digit constant follows, representing the assembled object text. The card number and source text complete the line. Comments and assembler directives are printed with blank location counter and object text fields. EQU’s are printed with blank location counter fields and the EQUated value in the object text field.

The source listing may be suppressed by including a "&NOLIST" card anywhere in the source stream. This card in interpreted during PASS1 and will prevent any source listing from being produced.

Portions of a source listing can be suppressed by coding "&NOPRINT" card just prior to the point at which the listing should be suppressed, and placing a "&PRINT" card just prior to the point at which the listing should resume. These cards affect only the printed listing, not the assembled object text.

2.4 Code Generation

When the assembler directive "&CODE" is included in the source text, the assembler produces an object text file consisting of a bus address and text unpacked in ASCII representation of
hexadecimal values. This object file is included at the end of the assembler listing, preceded by the title:

********** EMMY OBJECT LISTING **********

and several ASCII control characters for use in transmitting the object text to the lab's Datapoint terminal. See Uniterm II User's Guide for details.

The default is to generate no object text file. A "&CODE" card must be included if such an output is desired.

See Appendix C for listing formats and object text formats
3.0 EMMY Simulator

The EMMYXL package includes a simulator program, whereby the EMMY code assembled can be tested. Operation of the simulator is the same as the actual EMMY.

When a "&SIM" card is included, and no errors occurred during assembly, the assembled object code is loaded into simulated control store, mainstore and host registers. Microinstructions are fetched from the location contained in $R0<11:0>$. The starting point for the simulation can be set by ORGing to $R0$ and defining a constant equal to that address, or as an argument of the END statement.

Simulation ends when the HALT bit becomes set, or an illegal operation is attempted. At this time, a post execution dump of micromemory and the host register file is printed.

When a "&TRACE" card is included, an instruction trace is performed as the simulation progresses. Each instruction cycle, the microinstruction register and host registers are printed in hexadecimal.

Default conditions are NOSIM and NOTRACE
References and Related Material

1.0 Hedges, Thomas, EMMY/360 Cross Assembler, Stanford Technical Note #74, December, 1975.


Appendix A Error Flags

A Illegal A-statement
a) missing ")"
b) missing ";"
c) illegal syntax or operator (eg, missing "=")
d) missing expression or illegal "-"

B "BLK" statement error
a) <abs> not > 0

C Illegal constant
a) Hex constant specifies other than 0-9, A-F
b) Octal constant specifies other than 0-7
c) Binary constant specifies other than 0-1
d) illegal DC

D a) illegal conditional
b) address not > 0 in "ORG"

E a) illegal END card
b) illegal expression

I Insert/Extract error
a) specified field(s) can not be assembled into a legal literal mask (see L flag)
K
illegal "MASK" function
a) missing "(" 
b) <cmask> or <bmask> out of range (not >0,<=255) 
c) V,C,S not 0 or 1 
d) values not seperated by comma (",")

L
illegal literal 
a) literal does not specify 16 bit constant zero or one filled on right or left to 32 bits in expanded B-field 
   b) literal out of range (not >= 0, <=4095 in LOAD IMMEDIATE)

M
syntax error
a) composite operator illegally written (eg ":=" written as ": =")

P
procedural error
a) literal out of range (lit not =>-8,<=7) 
in branch, pointer mod 
b) illegal conditinal in pointer mod

Q
undetermined error

R
relocatability error
S  PASS2 LC not = PASS1 LC - internal error has occurred

T  illegal T-statement
   a)  illegal syntax
   b)  illegal operator
   c)  illegal operand

U  undefined symbol

X  illegal pointer mod after indirect access
   a)  other than CF to DF specified
   b)  illegal syntax (ie not "+" or "-"
Appendix B Using EMMYXL

All necessary JCL to use EMMYXL has been included in the cataloged procedure EMMYXL. The input specified must be a Wylbur EDIT format data set containing all text and control cards. This data set must be cataloged. If the name contains qualifiers (or indices, in SCIP terminology), that is, qualifying name(s) separated by period(s), it must be enclosed in single quotes in the EXEC statement. Additionally, no qualifier may be longer than 8 characters, nor begin with other than an alphabetic character (the same restrictions apply to simple names).

A GROUP and USER must be specified, reflecting the account under which the source data set is stored. The source data set must be cataloged.

If the source text contains both upper and lower case characters, an uplow listing may be obtained by coding ",SYSOUT=D" in the EXEC statement (note the misspelling of SYSOUT). Only the assembler listing will be printed uplow, so watch for two listings.
examples:

```c
// EXEC EMMYXL, SOURCE=myfile, GROUP=gg, USER=uuu
file accessed is 'WYL.gg.uu.myfile'. Listing is upper case only.

// EXEC EMMYXL, SOURCE=myprog.versl, USER=uuu, GROUP=gg
illegal - SOURCE ia a qualified name (contains special character, ".") and is not enclosed in single quotes.

// EXEC EMMYXL, SOURCE=360emu, GROUP=gg, USER=uuu, SYSOT=d
illegal - SOURCE contains qualifier which begins with numeric.

// EXEC EMMYXL, SOURCE='text.versl', GROUP=gg, USER=uuu
file accessed is 'WYL.gg.uuu.text.versl', Listing is upper case only.
```

The EMMYXL procedure executes two job steps. The first UNPRESSes the EDIT format source and creates a card-image scratch data set, which is PASSed to the second step.

The second job step reads the scratch data set as input to the assembler. This data set is scratched at step termination.
The original source, however, is kept.
EMMY XL EXAMPLE 1 FIXED POINT MULTIPLY

1. Language Processor Identifier and Version Date
2. User Title
3. Flag (none in this assembly)
4. Location (bus address)
5. Object Code (or value, in the case of EQU, Mask)
6. Input Card Number
7. Source Text
THE DIVIDE ALGORITHM WILL WORK WITH POSITIVE VALUES ONLY.

Therefore, we must complement negative values and keep track of which values were complemented. The remainder must be complemented if the dividend was negative, and the quotient complemented if the remainder was negative. Either the dividend or divisor, but not both, were negative.

ICCEC BIT C11X WILL INICATE REMAINDER TO BE COMPLEMENTED, AND ICCEC BIT C0UX INICATE QUOTIENT TO BE COMPLEMENTED.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>FF0002</td>
<td>6001F018</td>
</tr>
<tr>
<td>FF0003</td>
<td>6001C019</td>
</tr>
<tr>
<td>FF0004</td>
<td>6001D01A</td>
</tr>
<tr>
<td>FFJ005</td>
<td>0AF600D</td>
</tr>
<tr>
<td>FF0006</td>
<td>1B000000</td>
</tr>
<tr>
<td>FF0007</td>
<td>2B2000A</td>
</tr>
<tr>
<td>FF0008</td>
<td>19020001</td>
</tr>
<tr>
<td>FF0009</td>
<td>0FE7000</td>
</tr>
<tr>
<td>FFJ00A</td>
<td>0150C845</td>
</tr>
<tr>
<td>FF000B</td>
<td>1A008003</td>
</tr>
<tr>
<td>FF000C</td>
<td>00860060</td>
</tr>
<tr>
<td>FF000D</td>
<td>00920060</td>
</tr>
<tr>
<td>FFJ00E</td>
<td>32140001</td>
</tr>
<tr>
<td>FF000F</td>
<td>33100000</td>
</tr>
<tr>
<td>FF0100</td>
<td>13080020</td>
</tr>
<tr>
<td>FF0101</td>
<td>4CF2200F</td>
</tr>
<tr>
<td>FF0102</td>
<td>52100001</td>
</tr>
<tr>
<td>FF0103</td>
<td>C0476015</td>
</tr>
<tr>
<td>FF0104</td>
<td>C354000D</td>
</tr>
<tr>
<td>FF0105</td>
<td>C0270017</td>
</tr>
<tr>
<td>FF0106</td>
<td>00850050</td>
</tr>
<tr>
<td>FF0107</td>
<td>1A008000</td>
</tr>
<tr>
<td>FF0108</td>
<td>C0000000</td>
</tr>
<tr>
<td>FF0109</td>
<td>FFFFFF</td>
</tr>
<tr>
<td>FF010A</td>
<td>FFFFFZA</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIV(P,5)</td>
<td>Dec Xr (-Q) = MAR-1, 33 Iterations</td>
</tr>
<tr>
<td>P &gt;&gt; 1</td>
<td>Truncate Quotient to 32 Bits, and Leave Remainder Right Just</td>
</tr>
<tr>
<td>(COMPLM =&gt;</td>
<td>MAR=+++2) Must We Complement Rem?</td>
</tr>
<tr>
<td>P =&gt; P</td>
<td>INC P, YES - IGNORE OFL</td>
</tr>
<tr>
<td>(NEGAT =&gt;</td>
<td>MAR=+++2) How About Quotient?</td>
</tr>
<tr>
<td>P =&gt; Q</td>
<td>INC Q, YES - IGNORE OFL</td>
</tr>
<tr>
<td>(COMPALM =&gt;</td>
<td>MAR=+++2) How About Quotient?</td>
</tr>
<tr>
<td>P &gt;&gt; 1</td>
<td>Truncate Quotient to 32 Bits, and Leave Remainder Right Just</td>
</tr>
<tr>
<td>MAR := XAR * 100000000</td>
<td>Halt</td>
</tr>
</tbody>
</table>

Iteration Cnt: 62

Iterations: 64
<table>
<thead>
<tr>
<th>Location</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FF1000</td>
<td>00000000</td>
<td>JRG X'FF1000'</td>
</tr>
<tr>
<td>FF1000</td>
<td>00000000</td>
<td>DC X'00000000'</td>
</tr>
<tr>
<td>FF1001</td>
<td>00000000</td>
<td>BLK 3</td>
</tr>
<tr>
<td>FF1004</td>
<td>00000000</td>
<td>DC 0</td>
</tr>
<tr>
<td>FF1005</td>
<td>00000020</td>
<td>DC 45</td>
</tr>
<tr>
<td>FF1006</td>
<td>00000000</td>
<td>DC 0</td>
</tr>
<tr>
<td>FF1007</td>
<td>0000012A</td>
<td>DC 298</td>
</tr>
<tr>
<td>C00000</td>
<td></td>
<td>END</td>
</tr>
</tbody>
</table>

1. Reset Location Counter to Host Register File
<table>
<thead>
<tr>
<th>EMMY Symbol Table</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>BUSY</strong></td>
<td>MASK</td>
<td>0000000C</td>
</tr>
<tr>
<td><strong>CARRY</strong></td>
<td>MASK</td>
<td>00000104</td>
</tr>
<tr>
<td><strong>CUMPLREM</strong></td>
<td>MASK</td>
<td>00000011</td>
</tr>
<tr>
<td><strong>CIVIO1</strong></td>
<td>SYMB</td>
<td>00FF0019</td>
</tr>
<tr>
<td><strong>CIVIO2</strong></td>
<td>SYMB</td>
<td>00FF001A</td>
</tr>
<tr>
<td><strong>DIVIO3</strong></td>
<td>SYMB</td>
<td>00FF0018</td>
</tr>
<tr>
<td><strong>HIGH</strong></td>
<td>MASK</td>
<td>00000094</td>
</tr>
<tr>
<td><strong>LOW</strong></td>
<td>MASK</td>
<td>00000044</td>
</tr>
<tr>
<td><strong>MAX</strong></td>
<td>REG</td>
<td>00000000</td>
</tr>
<tr>
<td><strong>MLLT</strong></td>
<td>SYMB</td>
<td>00FF0030</td>
</tr>
<tr>
<td><strong>NEGATIVE</strong></td>
<td>MASK</td>
<td>00000084</td>
</tr>
<tr>
<td><strong>NOD</strong></td>
<td>MASK</td>
<td>00000039</td>
</tr>
<tr>
<td><strong>OVERFLOW</strong></td>
<td>MASK</td>
<td>00000022</td>
</tr>
<tr>
<td><strong>POSITIVE</strong></td>
<td>MASK</td>
<td>00000040</td>
</tr>
<tr>
<td></td>
<td>C</td>
<td>00000005</td>
</tr>
<tr>
<td></td>
<td>R0</td>
<td>00000000</td>
</tr>
<tr>
<td></td>
<td>R1</td>
<td>00000000</td>
</tr>
<tr>
<td></td>
<td>R2</td>
<td>00000002</td>
</tr>
<tr>
<td></td>
<td>R3</td>
<td>00000033</td>
</tr>
<tr>
<td></td>
<td>R4</td>
<td>00000004</td>
</tr>
<tr>
<td></td>
<td>R5</td>
<td>00000005</td>
</tr>
<tr>
<td></td>
<td>R6</td>
<td>00000006</td>
</tr>
<tr>
<td></td>
<td>R7</td>
<td>00000007</td>
</tr>
<tr>
<td></td>
<td>R8</td>
<td>00000007</td>
</tr>
<tr>
<td></td>
<td>SAME</td>
<td>00000024</td>
</tr>
<tr>
<td></td>
<td>XR</td>
<td>00000002</td>
</tr>
<tr>
<td></td>
<td>ZERO</td>
<td>MASK</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
</tr>
</tbody>
</table>
Appendix D Sample Object Code and Object File Format

EMMYXL will produce an object text file at the end of the source listing if the assembler directive "&CODE" was included in the source. This file consists of EMMY bus addresses and object text, unpacked into ASCII representation of hexadecimal values. Thus, the hexadecimal value X'9C' would appear as two ASCII characters "9" and "C" printed as part of a string of such characters. These must be packed and converted to their binary equivalents before loading into the EMMY memory system. A loader program is incorporated in the console debug program which accepts this object format, performs the necessary conversions, and loads the text into the EMMY system.

Object text records consist of a six character address, preceeded by an address identifier character ("@"). This is followed by up to 64 characters of object text. Each object text record contains an address.

The object text is preceeded by two control characters, which are used to control the tape unit of the Datapoint 2200. The ASCII "ENQ" is interpreted by the Uniterm (r) program as "enable cassette" (X'2D'), and enables data to be written to the front cassette unit. The second control character, "DC-2" or "TAPE-ON" (X'12') actually begins writing data to the cassette.

Following the object text appear two control characters which are the complement of the first two. A "DC-4" or "TAPE-OFF" stops writing data to the cassette and writes the last record (purges the Datapoint buffer), and an "EOT" (X'37') disables the cassette unit.

Object File Format

"ENQ" (X'2D')
"TAPE-ON" (X'12')
any number of object text records
"TAPE-OFF" (X'3C')
"EOT" (X'37')

This follows the title "********** EMMY OBJECT CODE **********" in the source listing.
Appendix E: SAMPLE SIMULATION RUN

INSTRUCTION TRACE

---

33
NORMAL END OF SIMULATION  
000.10 SECONDS SIMULATION TIME  

1  33 Multiply Steps  
2  Result = X'3462' = 13,410 = 45*298  
3,4 Load values for Division  
   Complement Dividend and set flag in RO  
5  33 Divide Steps  
6  Complement Quotient and Remainder  
   answer = -16 remainder -6
### EMHY MEMORY DUMP ###

<table>
<thead>
<tr>
<th>$R0$</th>
<th>8003801E</th>
<th>$P1$</th>
<th>00300003</th>
<th>$R2$</th>
<th>FFFFFFFF</th>
<th>$R3$</th>
<th>00000000</th>
<th>$R4$</th>
<th>FFFFFFFF</th>
<th>$R5$</th>
<th>FFFFFFFF</th>
<th>$R6$</th>
<th>00000000</th>
<th>$R7$</th>
<th>00000000</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000 D</td>
<td>0C13A020</td>
<td>6FF220BF</td>
<td>6011F014</td>
<td>6012D014</td>
<td>0AFC6001</td>
<td>18000000</td>
<td>C283800A</td>
<td></td>
<td>OR 7M F H A M P</td>
<td>1</td>
<td>B</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>000008</td>
<td>19020001</td>
<td>00FE7000</td>
<td>00500845</td>
<td>19020003</td>
<td>00928000</td>
<td>32140001</td>
<td>33100000</td>
<td></td>
<td>OR 7R E</td>
<td>6</td>
<td>2</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>000010</td>
<td>14600020</td>
<td>5FC220BF</td>
<td>52100001</td>
<td>0478015</td>
<td>09240000</td>
<td>C0278017</td>
<td>00785000</td>
<td>18000000</td>
<td></td>
<td>OR 7R A6</td>
<td>a</td>
<td>a</td>
<td>6P</td>
<td></td>
<td></td>
</tr>
<tr>
<td>000018</td>
<td>0000000D</td>
<td>FFFFFFFF</td>
<td>FFFFFFF2A</td>
<td>FBF6FBF8</td>
<td>FBF6FBF8</td>
<td>FBF6FBF8</td>
<td>FBF6FBF8</td>
<td>FBF6FBF8</td>
<td></td>
<td>OR 7R A6</td>
<td>a</td>
<td>a</td>
<td>6P</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### END OF DUMP ###

000.78 SECONDS IN EXECUTION
Appendix F: CONTROL CARD SUMMARY

- `<text>` - period followed by text - comments ignored by EMMYXL

+ `[[<text>]]` - plus sign in column 1 - page eject
  text (if any) replaces user title at head of page

ORG `{<tag>:}<abs>` - set location counter - `<abs>` must be EMMY bus address

&NOLIST - suppress entire source listing

&NOPRINT - turn off printing of that portion of source
  following the &NOPRINT card

&PRINT - resume printing of all source text

&CODE - produce EMMY object code

&SIMP - simulate assembled EMMY program if no errors
  occurred during assembly

&TRACE - produce instruction trace during simulation

Note: all "&" control cards and title card must begin in
  column 1.