CID PROCESSOR CHIP DEVELOPMENT

General Electric Company
Corporate Research and Development
Schenectady, New York 12301

November 1977

FINAL REPORT FOR PERIOD 15 MARCH 1976 - 1 MAY 1977

Approved for public release; distribution unlimited.

AIR FORCE AVIONICS LABORATORY
AIR FORCE WRIGHT AERONAUTICAL LABORATORIES
AIR FORCE SYSTEMS COMMAND
WRIGHT-PATTERSON AIR FORCE BASE, OHIO 45433
NOTICE

When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

This technical report has been reviewed and is approved for publication.

Ronald A. Belt
RONALD A. BELT
Processor Technology Group
Microelectronics Branch
Electronic Technology Division

Robert M. Werner
ROBERT M. WERNER, Chief
Processor Technology Group
Microelectronics Branch
Electronic Technology Division

Stanley E. Wagner
STANLEY E. WAGNER, Chief
Microelectronics Branch
Electronic Technology Division

Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.

AIR FORCE/66780/17 May 1978 – 75
CID PROCESSOR CHIP DEVELOPMENT

Gerald J. Michon and Hubert K. Burke

General Electric Company
Corporate Research and Development
Schenectady, New York 12301

AF Avionics Laboratory
Air Force Systems Command
USAF, Wright-Patterson AFB, Ohio 45433

Approved for public release; distribution unlimited.

TV bandwidth reduction is required to achieve jam resistance in guided weapon and remotely piloted vehicle applications. One way to achieve bandwidth reduction is to eliminate redundant information prior to transmission. The high degree of redundancy in most images can be reduced by employing transform techniques to uncorrelate the scene information. A number of (Continued on next page)
Coding techniques can then be used to allocate the available bandwidth to the significant spatial information. A number of transforms such as the Hadamard, Fourier, Haar, Cosine and Slant could be used. Until recently, however, the real time realizations of these transformations were questionable. The use of large numbers of logic, memory, and linear devices would be required to process the video signal in a conventional manner. Charge-injection device technology can be used to combine such widely diverse functions as imaging, memory, and signal processing into a single device to achieve low system cost, size, weight, and power consumption.

The process of computing the Hadamard transform requires linear combinations, sums and differences, of the picture information. This process can be easily mechanized on the focal plane of a CID image sensor by sensing combinations of the signal charge from a number of image sensing sites (pixels) rather than the individual pixel magnitudes.

This two-part program consisted of a design study, in which array parameters and array/systems interface were specified, and of a fabrication and evaluation phase. The resulting video sensor is a charge injection device (CID) solid state imager which can be operated in two modes. In one mode the output is a conventional video signal. In the second mode the same chip is operated in such a manner that the signal output is the Hadamard transform of the optical image. This result is made possible because of the non-destructive readout (NDRO) capability of the CID, along with its ability to perform repeated algebraic summations of the photon-generated charge packets without signal mixing.

The imager consists of a 128 x 128 array of 30 micron square sensing sites. The significant performance factors are a dynamic range of 500-to-1, dark current density of 1 nA/cm², high quantum efficiency (45% @ .66μ), and a very narrow point spread function. The imager is capable of producing four 1 x 4 Hadamard transforms in parallel, which are then summed to produce a 4 x 4 area transform of each sub-picture.

The feasibility of real-time transform coding of an optical image directly on a CID imager has been conclusively demonstrated.
FOREWORD

This report was prepared by the scientific and engineering staff of the General Electric Company for the Air Force Wright Aeronautical Laboratories under Air Force Contract No. F33615-76-C-1188. The work was performed at General Electric Corporate Research and Development Laboratories, Schenectady, New York and Aerospace Electronic Systems Products Department, Utica, New York.

The work, performed between 15 March '76 and 1 May '77, was directed for the Air Force by Dr. R.A. Belt, Air Force Avionics Laboratory.

The following persons participated in the research, fabrication, testing, and writing of this report: Dr. D.M. Brown, H.K. Burke, S.E. Dworak, Dr. M. Ghezzo, P.A. Latorra, P.A. McConnelee, P.A. Merola, G.J. Michon, and M.A. Spodnewski, and T.L. Vogelsong.
# CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0 INTRODUCTION.</td>
<td>1</td>
</tr>
<tr>
<td>2.0 STUDY RESULTS.</td>
<td>2</td>
</tr>
<tr>
<td>2.1 Purpose and Objective of Design Study</td>
<td>2</td>
</tr>
<tr>
<td>2.2 Problem Description</td>
<td>2</td>
</tr>
<tr>
<td>2.3 Summary of Results</td>
<td>3</td>
</tr>
<tr>
<td>2.3.1 Baseline Jam Resistant Video Data Transmission System</td>
<td>3</td>
</tr>
<tr>
<td>2.3.2 CID Transform Processor Implementation</td>
<td>5</td>
</tr>
<tr>
<td>2.3.3 Inverse Hadamard Transform Implementation</td>
<td>8</td>
</tr>
<tr>
<td>2.4 Background</td>
<td>9</td>
</tr>
<tr>
<td>2.4.1 Problem Description</td>
<td>9</td>
</tr>
<tr>
<td>2.4.2 Bandwidth Reduction Techniques</td>
<td>11</td>
</tr>
<tr>
<td>2.4.2.1 Transform Image Coding</td>
<td>11</td>
</tr>
<tr>
<td>2.4.2.2 Predictive Image Coding</td>
<td>12</td>
</tr>
<tr>
<td>2.4.2.3 Hybrid Image Coding</td>
<td>13</td>
</tr>
<tr>
<td>2.5 Generic System Description</td>
<td>14</td>
</tr>
<tr>
<td>2.5.1 Subblock Shape Considerations</td>
<td>14</td>
</tr>
<tr>
<td>2.5.2 Subblock Size Considerations</td>
<td>15</td>
</tr>
<tr>
<td>2.5.3 Baseline Jam Resistant Video Data Link System</td>
<td>15</td>
</tr>
<tr>
<td>2.6 Focal Plane Processing</td>
<td>16</td>
</tr>
<tr>
<td>2.6.1 CID Imager - Operational Description</td>
<td>16</td>
</tr>
<tr>
<td>2.6.2 One-dimensional Hadamard Transform CID Focal Plane Processor</td>
<td>20</td>
</tr>
<tr>
<td>2.6.3 Two-dimensional Hadamard CID Focal Plane Processor</td>
<td>21</td>
</tr>
<tr>
<td>2.6.3.1 An 8 x 8 Hadamard Transform Implementation on the Focal Plane</td>
<td>27</td>
</tr>
<tr>
<td>2.7 Inverse Hadamard Transform Approaches</td>
<td>30</td>
</tr>
<tr>
<td>2.7.1 SCT Correlator Implementation</td>
<td>30</td>
</tr>
<tr>
<td>2.7.2 Matrix Multiplier Implementation</td>
<td>31</td>
</tr>
<tr>
<td>2.7.3 Digital Iterative Implementation</td>
<td>32</td>
</tr>
<tr>
<td>3.0 SYSTEM DESCRIPTION.</td>
<td>33</td>
</tr>
<tr>
<td>3.1 CID Array Design</td>
<td>33</td>
</tr>
</tbody>
</table>
### CONTENTS (Cont'd)

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.1.1 Cell Layout</td>
<td>33</td>
</tr>
<tr>
<td>3.1.2 Array Layout</td>
<td>33</td>
</tr>
<tr>
<td>3.1.3 Array Parameters</td>
<td>35</td>
</tr>
<tr>
<td>3.2.0 System Logic and Timing</td>
<td>35</td>
</tr>
<tr>
<td>3.3.0 Video Signal Recovery</td>
<td>40</td>
</tr>
<tr>
<td>4.0 FABRICATION PROCESS</td>
<td>42</td>
</tr>
<tr>
<td>5.0 PERFORMANCE</td>
<td>45</td>
</tr>
<tr>
<td>5.1 Imager Performance - Normal Readout</td>
<td>45</td>
</tr>
<tr>
<td>5.1.1 Dynamic Range</td>
<td>45</td>
</tr>
<tr>
<td>5.1.2 Dark Current</td>
<td>45</td>
</tr>
<tr>
<td>5.1.3 Spectral Response</td>
<td>46</td>
</tr>
<tr>
<td>5.1.4 MTF</td>
<td>46</td>
</tr>
<tr>
<td>5.1.5 Uniformity</td>
<td>46</td>
</tr>
<tr>
<td>5.1.6 Qualitative Performance</td>
<td>48</td>
</tr>
<tr>
<td>5.2 Imager Performance - Transform Readout</td>
<td>51</td>
</tr>
<tr>
<td>6.0 SUMMARY AND CONCLUSIONS</td>
<td>55</td>
</tr>
<tr>
<td>APPENDIX A</td>
<td>56</td>
</tr>
<tr>
<td>APPENDIX B</td>
<td>60</td>
</tr>
</tbody>
</table>
# LIST OF ILLUSTRATIONS

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1</td>
<td>Generic Jam Resistant Video Data Link</td>
<td>3</td>
</tr>
<tr>
<td>2-2</td>
<td>Baseline Jam Resistant Video Data Link</td>
<td>4</td>
</tr>
<tr>
<td>2-3</td>
<td>Two-dimensional Hadamard Patterns as Applied to a 4 x 4 Subblock of Pixels</td>
<td>5</td>
</tr>
<tr>
<td>2-4</td>
<td>4 x 4 CID Focal Plane Processor Mechanization</td>
<td>7</td>
</tr>
<tr>
<td>2-5</td>
<td>4 x 4 Hadamard - Row Summation and Pattern Noise Cancellation Logic</td>
<td>7</td>
</tr>
<tr>
<td>2-6</td>
<td>Inverse 4 x 4 Hadamard Transform Flow Diagram</td>
<td>8</td>
</tr>
<tr>
<td>2-7</td>
<td>Jam Resistance Function of Airborne Encoder</td>
<td>10</td>
</tr>
<tr>
<td>2-8</td>
<td>Generic Jam Resistant Video Data Link System</td>
<td>11</td>
</tr>
<tr>
<td>2-9</td>
<td>Video Block Quantization</td>
<td>12</td>
</tr>
<tr>
<td>2-10</td>
<td>Baseline Jam Resistant Video Data Link</td>
<td>16</td>
</tr>
<tr>
<td>2-11</td>
<td>Parallel Injection Array Diagram</td>
<td>17</td>
</tr>
<tr>
<td>2-12</td>
<td>Parallel Injection Row-Readout, Differential</td>
<td>19</td>
</tr>
<tr>
<td>2-13</td>
<td>Image Plane Summation Principle</td>
<td>20</td>
</tr>
<tr>
<td>2-14</td>
<td>One-dimensional Hadamard Transform Implementation</td>
<td>21</td>
</tr>
<tr>
<td>2-15</td>
<td>Conventional Hybrid Two-dimensional Hadamard/Frame-to-Frame DPCM Interframe Encoder</td>
<td>22</td>
</tr>
<tr>
<td>2-16</td>
<td>Column Symmetry</td>
<td>22</td>
</tr>
<tr>
<td>2-17</td>
<td>Two-dimensional Hadamard Patterns as Applied to a 4 x 4 Subblock of Pixels</td>
<td>23</td>
</tr>
<tr>
<td>2-18</td>
<td>4 x 4 CID Focal Plane Processor Mechanization</td>
<td>24</td>
</tr>
<tr>
<td>2-19</td>
<td>4 x 4 Hadamard - Row Summation and Pattern Noise Cancellation Logic</td>
<td>25</td>
</tr>
<tr>
<td>2-20</td>
<td>Sequence of Operations - Block Injection Method of Pattern Noise Cancellation</td>
<td>26</td>
</tr>
<tr>
<td>2-21</td>
<td>Sequence of Operations - Calibrate Frame Method of Pattern Noise Cancellation</td>
<td>26</td>
</tr>
<tr>
<td>2-22</td>
<td>8 x 8 Hadamard Transform Patterns</td>
<td>28</td>
</tr>
<tr>
<td>2-23</td>
<td>8 x 8 CID Focal Plane Processor Mechanization</td>
<td>29</td>
</tr>
<tr>
<td>2-24</td>
<td>8 x 8 Hadamard Transform - Row Summation and Pattern Noise Cancellation Logic</td>
<td>29</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>2-25</td>
<td>Modified SCT Correlator</td>
<td>31</td>
</tr>
<tr>
<td>2-26</td>
<td>Basic Matrix Multiply Chip</td>
<td>31</td>
</tr>
<tr>
<td>2-27</td>
<td>Inverse 4 x 4 Hadamard Transform Flow Diagram</td>
<td>32</td>
</tr>
<tr>
<td>3-1</td>
<td>Cell Layout</td>
<td>33</td>
</tr>
<tr>
<td>3-2</td>
<td>Sensor Layout</td>
<td>34</td>
</tr>
<tr>
<td>3-3</td>
<td>Timing Diagram for Transform Readout</td>
<td>36</td>
</tr>
<tr>
<td>3-4</td>
<td>Logic Diagram for Transform Readout</td>
<td>37</td>
</tr>
<tr>
<td>3-5</td>
<td>Camera Circuit Board</td>
<td>38</td>
</tr>
<tr>
<td>3-6</td>
<td>Logic Diagram for Normal Readout</td>
<td>39</td>
</tr>
<tr>
<td>3-7</td>
<td>Timing Diagram for Normal Readout</td>
<td>40</td>
</tr>
<tr>
<td>3-8</td>
<td>Video Amplifier Schematic</td>
<td>41</td>
</tr>
<tr>
<td>4-1</td>
<td>Chip Photomicrograph</td>
<td>43</td>
</tr>
<tr>
<td>5-1</td>
<td>Data Collection System</td>
<td>47</td>
</tr>
<tr>
<td>5-2</td>
<td>Spectral Response</td>
<td>48</td>
</tr>
<tr>
<td>5-3</td>
<td>Point Spread Function, Horizontal</td>
<td>49</td>
</tr>
<tr>
<td>5-4</td>
<td>Point Spread Function, Vertical</td>
<td>49</td>
</tr>
<tr>
<td>5-5</td>
<td>Transfer Characteristics</td>
<td>50</td>
</tr>
<tr>
<td>5-6</td>
<td>Element-to-Element Variations in Fixed Pattern Noise</td>
<td>50</td>
</tr>
<tr>
<td>5-7</td>
<td>Element-to-Element Variations in Sensitivity</td>
<td>51</td>
</tr>
<tr>
<td>5-8</td>
<td>Typical Image - Normal Readout</td>
<td>51</td>
</tr>
<tr>
<td>5-9</td>
<td>Transform Readout Waveforms (No Illumination)</td>
<td>52</td>
</tr>
<tr>
<td>5-10</td>
<td>Transform Readout Verification</td>
<td>54</td>
</tr>
<tr>
<td>A-1</td>
<td>Scanner Circuit Diagram</td>
<td>57</td>
</tr>
<tr>
<td>A-2</td>
<td>Scanner Timing Diagram</td>
<td>59</td>
</tr>
<tr>
<td>B-1</td>
<td>Array Schematic Diagram</td>
<td>61</td>
</tr>
<tr>
<td>B-2</td>
<td>Row Selection Network Equivalent Circuit</td>
<td>62</td>
</tr>
<tr>
<td>B-3</td>
<td>On Chip Equivalent Circuit - Point Illumination</td>
<td>64</td>
</tr>
</tbody>
</table>
## LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-1</td>
<td>Electrical Parameters</td>
<td>35</td>
</tr>
<tr>
<td>4-1</td>
<td>Processing Results</td>
<td>42</td>
</tr>
<tr>
<td>5-1</td>
<td>Device Characteristics</td>
<td>46</td>
</tr>
</tbody>
</table>
1.0 INTRODUCTION

This final report describes the General Electric Company's efforts on a twelve-month program for the development of a CID imager capable of performing signal processing functions in addition to the imaging function. Specifically, this CID imager produces directly a Hadamard transform of an incident optical image and, in addition, is capable of producing a normal video signal, when operated in a second mode.

This two-part program consisted of a design study, in which array parameters and array/systems interface were specified, and of a fabrication and evaluation phase. The design study phase was performed, in large part, by the Aerospace Electronic Systems Product Department, Utica, New York; while the remainder of the work was carried out at Corporate Research and Development, Schenectady, New York.

The design study indicated that a simple, high-density array would be effective both as a normal imaging device and for Hadamard transform read-out. It was possible to increase the number of array elements from 64 x 64 to 128 x 128, with performance goals unchanged, within the resources of the original contract. The performance achieved with the larger array demonstrates that this was a proper decision. This program has demonstrated that focal-plane signal processing can be effective, and high performance achieved, in high-density, high quantum efficiency solid-state CID imagers.
2.0 STUDY RESULTS

2.1 PURPOSE AND OBJECTIVE OF DESIGN STUDY

The overall objective of the design phase was to specify the CID focal plane processor chip design parameters based upon overall system performance and chip design complexity. To satisfy this objective, the study was conducted in two parts. The first part was directed at determining the interface requirements between the CID chip and a generic system based on optimum system performance. This effort included a comparison of one-, two-, and three-dimensional transform encoding, the effect of block size on system performance and hardware complexity, and methods of performing the inverse.

The second part of the study consisted of an investigation of the various Hadamard transform encoding techniques and transform sizes with respect to CID chip complexity, manufacturability, and performance as a conventional imager.

2.2 PROBLEM DESCRIPTION

The CID focal plane processor is a low power, small size, bandwidth compression implementation approach suitable to mini-RPV applications. Prior to discussing the CID implementation a brief description of the jam resistant video data link problem is given.

The transmission of video data from an RPV to a distant observer requires a large bandwidth channel in order to protect the video information against jamming and interference. This protection can be achieved by Spread Spectrum techniques, whereby the information bandwidth is spread and transmitted over a wideband signalling structure and received in a correlation type receiver. In many applications, however, the available channel bandwidth is barely sufficient or is insufficient to transmit the video signal directly. In these cases the video information can be transmitted only after the redundancy present in the original image is greatly reduced. Transform encoding or block quantization has become a leading candidate for removing redundancy in images. The underlying principle of transform encoding is that the transform domain representation of an image has an energy distribution that is more compact and therefore easier to code than the spatial domain version. This technique has been shown, via software simulation, to be capable of providing adequate bandwidth compression but requires complex signal processing. Efforts directed at hardware implementation of these complex algorithms within the severe RPV size requirement have met with little success.

Shown in Figure 2-1 is a functional block diagram of a generic jam resistant video data link. The system consists of an encoder located in the RPV and a decoder located in a control aircraft or at a ground station. The encoder consists of a camera, bandwidth compression module, and a spread
Figure 2-1. Generic Jam Resistant Video Data Link

The decoder consists of the corresponding spread spectrum demodulator, an inverse bandwidth compression module, a video refresh memory, and a video monitor. The bandwidth compression or transform encoding module consists of a Hadamard transform processor and a quantizer which is responsible for assigning more bits to the important coefficients and fewer bits to the less important coefficients. The compressed digital data is then transmitted via a spread spectrum modem implemented using a direct pseudorandom noise sequence for frequency hopping or chirp techniques. The inverse bandwidth compression module decodes, expands and performs an inverse Hadamard transform to reconstruct the compressed video signal to form a replica of the original video signal. A frame store memory is generally required at the decoder because the picture is processed in small blocks and to avoid display flicker during operational modes which require frame rate reduction. These operational modes include the standard 30 frames/sec for operation in a clear environment, selectable reduced frame rates 2, 4, and 8 frames per second, and snap shot mode for operation in heavy jamming.

2.3 SUMMARY OF RESULTS

2.3.1 Baseline Jam Resistant Video Data Transmission System

The CID focal plane processor approach offers the opportunity to relieve the size, weight, cost and power limitations imposed by the mini-RPV applications. This is accomplished by performing the transform processor function of the transform encoder directly on the image plane. As discussed in a later section, the focal plane processor can be used to implement one- and two-dimensional transform processor algorithms resulting in a significant simplification in two- and three-dimensional bandwidth compression systems. The most dramatic impact in terms of transform processor hardware savings and overall systems performance is realized in the implementation
of a hybrid interframe encoding algorithm. In this approach, a two-dimen-

sional Hadamard transform is used to remove the spatial redundancy within

a single frame while frame-to-frame redundancy is removed via a predictive
coding technique, namely Differential Pulse Code Modulation (DPCM).

A functional block diagram of the system is shown in Figure 2-2. Oper-

ationally, the picture is processed in 4 x 4 subblocks. A two-dimensional

Hadamard transformation is performed on each of the subblocks in the image

plane and each of the 16 transform coefficients is encoded in the temporal
direction by a bank of digital DPCM encoders. The encoded frame-to-frame

transform coefficient differences are transmitted to the ground station or

control aircraft over the wideband data link. At the receiver, each quantized

transform coefficient is combined with its predicted value to give its recon-

structed value. The 16 reconstructed transform coefficients corresponding

to a particular 4 x 4 subblock are then sent to a digital inverse Hadamard

transform processor. Since all of the transform coefficients are available

and since the Hadamard transform is its own inverse, the inverse transform

processor is simply a 16 point one-dimensional Hadamard transform which

is implemented using standard "fast" transform algorithms similar to the

FFT.

Figure 2-2. Baseline Jam Resistant Video Data Link
The CID imager/transform signal processor and inverse Hadamard transform implementations are of particular significance to this study. The remainder of this section is directed at summarizing these implementations.

2.3.2 CID Transform Processor Implementation

Shown in Figure 2-3 are the 16 Hadamard patterns that would be applied to a 4 x 4 subblock of pixels. The appropriate coefficients are the sum of the applied positive and negative weighting on the intensity at each pixel. Assuming familiarity with the basic operation of the CID imager and the charge summation principle, an operational sequence for generating the 16 transform coefficients is as follows: a Hadamard code generator output is such that the array columns are driven so as to result in the application of pattern G₀₀ to a particular 4 x 4 subblock of pixels. That is, columns 1 through 4 are driven so as to result in a positive contribution at each row output. The sum of the row 1, 2, 3 and 4 outputs gives the G₀₀ Hadamard coefficient.

Notice that with no change in the column drive potentials, G₀₁ can be determined directly simply by subtracting the sum of the outputs from rows 1 and 2 from the sum of rows 3 and 4. A similar observation can be made concerning coefficients G₀₂ and G₀₃. The array column potentials are then driven so as to result in the application of pattern G₁₀ to the 4 x 4 subblock of pixels. This pattern is used to generate coefficients G₁₁, G₁₂, and G₁₃. In a similar manner, patterns G₂₀ and G₃₀ are used to generate the remaining 8 Hadamard transform coefficients.

![Figure 2-3. Two-dimensional Hadamard Patterns as Applied to a 4 x 4 Subblock of Pixels](image-url)
Although the 4 x 4 Hadamard transform can be accomplished completely on a single CID focal plane processor chip, hardware implementation considerations indicate that it can best be done by designing the imager to provide four 1 x 4 transforms in parallel with the final row summation done digitally after A/D conversion. This issue is discussed in detail in a later section but this decision is based primarily on the following:

- A reduction in the A/D converter speed requirement allows compatibility with low cost IC circuitry.
- A reduction in the dynamic range requirement for the CID output amplifier.

An implementation of this approach is illustrated in Figures 2-4 and 2-5. The appropriate 4 x 4 pixel subblock is selected by selecting a particular set of four columns and four rows via the ROW SELECT and COLUMN SELECT logic. The column drive potentials are applied at the four inputs to give to the G_{00} Hadamard pattern. The sum of the four pixel values of row 1 of the subblock is available at output pad A, of row 2 at B, row 3 at C and row 4 at D. These four outputs are all that is necessary to generate the four Hadamard coefficients, G_{00}, G_{01}, G_{02}, and G_{03}. This off-chip summation is illustrated in Figure 2-5. Notice that the four coefficients are stored in a digital memory. The reason for this will be discussed shortly.

Next the column drive potentials for the selected subblock are driven to give the G_{10} pattern. The four row outputs are summed off chip in the same manner and stored. The process is repeated for the G_{20} and G_{30} patterns. At the completion of this sequence the 16 Hadamard coefficients are stored as indicated in Figure 2-5.

The coefficients are stored because they contain pattern noise. This noise is removed by injecting the 4 x 4 pixel block, regenerating all 16 coefficients in the identical manner in which the stored values are generated, and subtracting out the pattern noise. This technique is referred to later as "block injection."

In summary, the CID focal plane processor implementation of a two-dimensional 4 x 4 Hadamard transform processor has the following desirable features:

- Significant simplification in two-dimensional transform processor implementation.
- Simple Hadamard code generation since only four codes are necessary to generate all 16 transform coefficients.
- Easing of dynamic range requirements for the sense channels.
- Four-to one reduction in A/D converter speed requirement is compatible with low cost IC devices.
Figure 2-4.
4 x 4 CID Focal Plane Processor Mechanization

Figure 2-5.
4 x 4 Hadamard - Row Summation and Pattern Noise Cancellation Logic
• Compatibility with interframe coding systems.

A variation of the above approach, described in detail in a later section, would permit the generation of an $8 \times 8$ block transformation from four $1 \times 8$ outputs. This would provide more processing gain, and near ideal theoretical coding performance at some cost in array and off-chip processing complexity.

2.3.3 Inverse Hadamard Transform Implementation

Several approaches for performing the inverse Hadamard transform were considered during the study. A trade-off of the digital implementation shown in Figure 2-6 and implementations using the General Electric proprietary SCT correlator and matrix multiplier devices clearly indicate that the digital approach is superior for this application where the size requirement of the decoder is not severe. The selection of this approach is based primarily on the fact that the data is already digital at the input to the inverse transform processor. In addition, all of the coefficient data is available for processing and two-dimensional transforms can be implemented as extended one-dimensional transforms.

![Figure 2-6. Inverse 4 x 4 Hadamard Transform Flow Diagram](image)

The architecture shown in Figure 2-6 is an iterative implementation based upon a fast algorithm which gives identical stage-to-stage geometry.
This results in a hardware savings in that the hardware can be reduced to a single stage with feedback. Thus, the desired inverse transformation is accomplished after the Hadamard coefficient data is fed back four times to the input via the input multiplexer. Every fourth cycle the new transform data is entered through the input multiplexer. This data, in turn, is cycled four times during which time the previous block of pixel values are read into the frame store memory. The transform coefficients, $G_{ij}$, must be scrambled, as shown in Figure 2-6, prior to processing to take into account the order in which they are generated by the focal plane processor.

2.4.0 BACKGROUND

Prior to discussing implementation, it is appropriate to discuss the overall system problem to which the CID focal plane processor is being applied. A single set of system requirements does not exist at this time, making exact systems evaluation and trade-offs difficult. This section attempts to view the jam resistant video data link problem as applied to mini-RPV applications by describing the need for video bandwidth compression, briefly reviewing bandwidth compression techniques, and defining a baseline generic jam resistant video data link system. In addition to providing the background necessary to better understand what the CID focal plane processor is intended to accomplish, the subject matter contained in this section is the basis on which later sections are developed.

2.4.1 Problem Description

Jamming margin or jam resistance is the system parameter which characterizes the ability of a system to operate in a jamming environment. This parameter can be expressed as

$$M_j = G_p - [L_s + (S/N)_{out}]$$

where

- $M_j$ = Jamming margin or interference level above signal at which the system will continue to operate, i.e., jam resistance
- $G_p$ = Processing gain or signal-to-noise ratio improvement as a result of modem processing
- $L_s$ = System implementation losses
- $(S/N)_{out}$ = Output information signal-to-noise-ratio

The ability of a system to resist enemy jamming, therefore, is related to processing gain which can be approximated by the ratio of RF bandwidth to information data rate. Thus, as illustrated in Figure 2-7, the task of the
Figure 2-7. Jam Resistance Function of Airborne Encoder

The function of the airborne encoder is to reduce the video bandwidth via image redundancy reduction techniques and then, using Spread Spectrum techniques, expand the compressed video signal over a wide transmitted bandwidth. The significance of bandwidth compression to video data transmission in a jamming environment is best illustrated by example. Consider a 256 line 30 frame/sec video signal that has been digitized to 6 bits per picture element (pixel), 256 pixels/line. The resultant video data rate is approximately 12 M bits/sec. Assuming 20 dB processing gain is required to achieve a desired level of jam resistance, a transmitted channel bandwidth of 1.2 GHz is required. In light of the fact that the only currently available modem for RPV applications has a bandwidth of 20 MHz, the 256 x 256 image has little chance of surviving enemy jamming.

An alternative is to reduce the bandwidth of the video by removing the natural redundancy in the image prior to transmission. The compressed video can then be recoded to fill in the allocated channel bandwidth. Computer simulations performed at the University of Southern California have shown that transform encoding, a bandwidth compression technique to be described in the next section, and frame rate control can be used to reduce the television bit rate to approximately 200 K bits/sec with only slight picture degradation. Spreading the compressed data over a 20 megabit per second channel provides the desired 20 dB processing gain.

The functional block diagram of a generic jam resistant video data link is shown in Figure 2-8. This system consists of an encoder located in the RPV and a decoder located in a control aircraft or at a ground station. The airborne encoder, consisting of a camera, a bandwidth compression module, and a spread spectrum modulator, is designed to provide the observer with the capability of varying the ratio of transmitted bandwidth to video information data rate as a function of jamming environment. The decoder consists of a spread spectrum demodulator, inverse bandwidth compression module, video refresh memory and a display. The function of the decoder is to decode the compressed transform domain video data, perform the inverse Hadamard transform and buffer the reconstructed video data so as to make it suitable for display.
2.4.2 Bandwidth Reduction Techniques

As described previously, in the design of image coding systems for digital communications channels, the primary objective is to minimize the number of code bits required to reconstruct the image at the receiver. Efficient coding of the digital image is accomplished by removal of statistical redundancies that exist within the image. Transform, predictive, and hybrid transform/predictive image coding techniques have been developed to exploit intraframe spatial image redundancies.

2.4.2.1 Transform Image Coding. The basic premise of transform image coding or block quantization is that the transform domain representation of an image has an energy distribution that is more compact and therefore easier to efficiently code than the spacial domain version. Block quantization for picture data is often viewed as coding in the "frequency" domain. Since the picture data is largely low frequency, it does not utilize the total bandwidth allotted to it by resolution requirements most of the time. Thus, in the "frequency" domain the important components can be coded and the unimportant ignored or assigned fewer bits. The trivial example is that of a constant gray level which needs only one "frequency" domain component (DC component), while in the "image" domain it needs whatever the block length is. This does not imply, however, that elimination of the high frequency components is the proper choice of coding, since the human eye is more sensitive to the high frequency components. The eyes' fidelity criteria give these empirical observations a higher weight than would be given if only the standard deviation were considered. Since the image data is two-dimensional, there is correlation between lines as well as elements of one line. Therefore, the block quantization techniques can be utilized in two possible ways (Figure 2-9),
that is, one- or two-dimensional blocks. Area transformations are attractive because they exploit correlation in both the horizontal and vertical directions but are disadvantageous in that they are difficult to implement.

In summary, then, in transform encoding systems a one- or two-dimensional linear transform of an image block is performed at the coder. The transform coefficients are quantized and coded in accordance with a predetermined bit assignment and transmitted. After decoding at the receiver, an inverse transform is taken to obtain a reconstructed image. Transforms that have proven useful for this application include Fourier, Cosine, Hadamard, Slant and Karhunen-Loeve. Simulation results indicate that a bit rate reduction to 1.5 bits/pixel can be obtained with minimal image degradation. The bit rate can be reduced further by making the transform coding system adaptive.

2.4.2.2 Predictive Image Coding. In a differential pulse code modulation (DPCM) system, a prediction of each pixel is subtracted from its actual value and this difference is quantized and transmitted. The prediction of a data point is based upon a number of adjacent previously scanned pixel samples. DPCM works because the differential signal exhibits a significant reduction in variance as compared to the variance of the original samples. Quantization of the data is done with a quantizer designed for the probability density of the difference signal, making its performance sensitive to the statistics of the source.

Thus, the basic operation of the DPCM encoder is to generate an uncorrelated signal which is then encoded by a memoryless quantizer for transmission. At the receiver, the quantized difference signal is combined with its predicted value to form the reconstructed pixel value. Basic DPCM image

Coding systems provide good quality at about 3 bits/pixel. Adaptive systems in which parameters of the quantizer and predictor adapt to image content require about 2 bits/pixel.†

2.4.2.3 Hybrid Image Coding†† Both DPCM and transform coding techniques have been shown to exhibit some attractive characteristics and some limitations. Advantages of transform encoding system over DPCM coders include:

- Superior coding performance at lower bit rates.
- Coding degradation distributed in a manner less objectionable to a human observer.
- Less sensitivity to data statistics (picture-to-picture variation).
- Less vulnerability to channel noise.

On the other hand, DPCM systems:

- Achieve better coding performance at higher bit rates.
- Require less complex coding hardware.
- Produce a minimal coding delay.
- Do not require a large block memory.

Hybrid coding systems that combine the attractive features of transform encoding and DPCM have been investigated. Two hybrid systems have surfaced as a result of these studies. The first approach is directed at avoiding the block memory requirement of two-dimensional transform encoders while still retaining its attractive features. The hybrid encoder consists of a transform encoder in series with a DPCM filter bank. In this system a one-dimensional transform in the horizontal direction is followed by line-to-line DPCM coding of the transform coefficients. At the receiver, the transform coefficients are decoded and a replica of the original video signal is reconstructed by an inverse transform.

In the second approach, the hybrid concept is extended to interframe coding systems, that is, systems designed to make use not only of the high spatial correlation that exists within a single frame (intraframe), but also frame-to-frame correlation. In this system a two-dimensional transform is applied to each subblock. The transformed signal is then encoded in the temporal direction using a bank of DPCM encoders. Notice that this approach is similar to the first approach in that it avoids the large memory requirement associated with

†Pratt, op. cit.
performing a transform in the temporal direction in a three-dimensional encoding system.

2.5.0 GENERIC SYSTEM DESCRIPTION

Several transform encoding and hybrid coding approaches for removing video redundancy were discussed in the previous section. This section is directed at utilizing that discussion to formulate a generic baseline jam resistant video system suitable for mini-RPV applications.

The basic issue is whether the CID focal plane processor chip should be used to implement a one-dimensional transform or a two-dimensional transform on the image plane. Consider the comparison of a hybrid encoder consisting of an $n^2$ point, one-dimensional transform processor cascaded with a bank of $n^2$ DPCM encoders and a $n \times n$ two-dimensional transform encoder. Clearly, both the one- and two-dimensional transformations result in a set of $n^2$ coefficients each of which is a linear combination of the $n^2$ pixels. The difference between the two would be simply a matter of notation except when pixel subblock size and shape are considered.

2.5.1 Subblock Shape Considerations

The following considerations clearly indicate that the CID focal plane processor should be used to implement a two-dimensional transform processor:

* Two-dimensional transform encoding has exhibited better coding performance and degradation characteristics, is less sensitive to data statistics, and is less vulnerable to channel noise than the hybrid system.

* As described in Section 2-6, the CID two-dimensional Hadamard transform processor implementation does not require a large block of memory as do other two-dimensional processors.

* Pixel subblock shape investigation by Wirtz$^+$ indicates that transforming two-dimensional arrays rather than one-dimensional arrays yields slightly better performance.

* A two-dimensional transform encoder allows the flexibility for extension to interframe encoding, either three-dimensional or a hybrid system consisting of a two-dimensional transform in a series with a temporal DPCM.

---

2.5.2 Subblock Size Considerations

Mean-square error performance improves with increasing $n$ since the number of correlations increases with $n$. However, most pictures contain significant correlation between pixels for only 16 to 20 adjacent pixels.\footnote{In fact, in the Hadamard case a point of diminishing return is reached for $n>8$.} Even smaller $n$, say $n = 4$, does not significantly increase the error.

When subjective quality is the criterion, performance is essentially independent of $n$ for $n > 4$.\footnote{Since the number of computations per pixel is proportional to $n$, $4 \times 4$ is a reasonable choice for picture subblock size.} Thus, depending upon the performance criterion, the optimum subblock size is $4 \times 4$ or $8 \times 8$. The choice of $4 \times 4$ as the block size, for the jam resistant video transmission system and the CID focal plane processor chip, is based on hardware implementation considerations. As described in Section 2.6, the realization of a $4 \times 4$ CID focal plane processor is the least complex.

2.5.3 Baseline Jam Resistant Video Data Link System

Figure 2-10 shows a functional block diagram of the baseline jam resistant video transmission system. The hybrid interframe encoder is selected as baseline. Although temporal compression has no effect on the CID two-dimensional transform processor implementation, it is included to satisfy the demand for increased jamming margin in mini-RPV systems. The choice of the hybrid system over a three-dimensional transform encoder is based solely on the significant memory requirement imposed by the latter.

Referring to Figure 2-10, the picture is processed in $4 \times 4$ subblocks. A two-dimensional Hadamard transformation is performed on each of the subblocks and each of the 16 transform coefficients is encoded in the temporal direction by a bank of digital DPCM encoders. The encoded frame-to-frame transform coefficient differences are transmitted to the ground station or control aircraft over the wideband data link. At the receiver, the quantized transform coefficient is combined with its predicted value to give its reconstructed value. The 16 reconstructed transform coefficients corresponding to a particular $4 \times 4$ subblock are then sent to a digital inverse Hadamard transform processor. Since all of the transform coefficients are available, the inverse transform processor is simply a 16 point one-dimensional Hadamard transform which can be implemented using standard "fast" transform algorithms similar to the FFT.

\footnote{Wirtz, op. cit.}
This section describes the CID focal plane processor implementation of the desired two-dimensional Hadamard transform processor. The initial discussion reviews basic CID operation and introduces the basic principles which allow the CID imager to be compatible with "on chip" one-dimensional Hadamard processing. The remainder of this section concentrates on the extension of the one-dimensional transform approach to two dimensions and the desired 4 x 4 Hadamard realization. In addition, a brief description of an 8 x 8 Hadamard implementation is given.

2.6.1 CID Imager - Operational Description

A discussion of the operation of currently configured sensors will begin based on Figure 2-11. As shown, each light-sensitive site consists of two coupled potential wells, one of which is controlled by an X, or row address, and the other by a Y, or column address. The portion of the well with the greatest depth will contain the accumulated charge. Therefore, by proper control of the address voltages, charge can be transferred between row and column segments of the site. Finally, if voltage is removed from both sections of the site, the charge will be injected into the substrate.
Readout of such structures can be called column readout and is accomplished in the following manner. Integration of charge is done in the row potential wells. Initially, assume row X₃ is in the same mode as the other rows and that all switches are open. If the S-control switches are now closed, the column capacitances will be established at voltage Vₛ after which S₁ is opened and the column lines float at Vₛ. Secondly, the video amplifier input line is reset to Vᵧ by closing the reset switch momentarily. Initial conditions are now set for signal readout. Preparation for readout of row X₃ can be made by transferring the charge under the column electrodes as shown in the figure. This, in turn, will induce a voltage change in the column lines which were left floating at Vₛ. Finally, readout is achieved by sequentially scanning the voltages of the column lines by closure of the switching between those lines and the video amplifier input. A reset function is performed between each column sample by closure of the reset switch, thus re-establishing the video amplifier to Vᵧ.

Some comments are appropriate with respect to this method of readout. It has been demonstrated successfully in operable devices; however, there are several sources of error in this technique, for which a newly conceived row readout method should provide improvement. First, the signal output is a relatively small increment which is superimposed on the value of Vᵧ and must be recovered external to the chip by sample and hold techniques. Secondly, the signal can be influenced by KTC effects of the three switching functions used in the readout cycle. Finally, array nonuniformities
are not suppressed. It is an awareness of these effects which led to the conception of a row readout method to be described later.

A final comment is appropriate with respect to readout. At the conclusion of the above description, the signal charge was left under the column electrodes. Several demonstrated options exist after readout. The significant aspect is that the video information has been extracted from the device without loss of the stored information. For the normal imager, the row voltage is raised and the charge is injected in preparation for the next integration period. It can, however, be transferred back under the row and retained, thus providing a nondestructive readout capability. This mode has been demonstrated where over 300,000 readout operations were conducted on a single stored image with a signal charge loss of less than two carriers per pixel, per readout.

The connotation, "parallel injection," is used to imply that injection is done for a group of sites simultaneously as opposed to a per site injection operation. Commonly, this is done for a full row during blanking time following readout of that row.

All solid state imagers (CIDs and CCDs) have been limited in dynamic range by a fixed spatial noise background caused by variations in structure and the readout process, not by temporal noise. A CID-compatible row readout method, conceived by General Electric, in principle should result in complete cancellation of these fixed pattern effects through the use of differential techniques. Additional advantages of the method are elimination of KTC effects and availability of a direct video output from the chip with associated simplification of the external video amplifier. Finally, these techniques are compatible to one-dimensional "on chip" transform processing with particular emphasis on the Hadamard transform.

One approach toward mechanizing this technique is illustrated in Figure 2-12. The vertical scanner sequentially connects on adjacent pair of row lines to the differential inputs of the video amplifier. After row selection, both lines are reset to a reference and allowed to float. The RESTORE switch is then operated to absorb the KTC offset voltage across the RESTORE capacitor. The video signal is then assembled by sequentially transferring the charge from the columns to the row electrodes. As each column transfers its charge, the amplifier output is a measure of the difference in charge transferred to the two rows. In the normal sequence one row will be empty, having just previously been cleared of signal (injected). Note that all parasitic switching effects are seen as common-mode signals by the amplifier and can be effectively rejected. The predominant source of interference is the parasitic coupling of the column drive voltage to the rows being sensed. This effect would be attenuated by the amplifier CMRR. This method measures the difference between adjacent array lines, the addressed line with signal
Figure 2-12. Parallel Injection Row-Readout, Differential

charge minus the previously readout line after signal charge injection. This allows cancellation of fixed pattern noise caused by column drive level differences and coarse variations in array structure. Complete cancellation could be effected by delaying the output from the addressed line for one line scan interval before subtracting the output from the empty array line. Further reduction could be effected by superimposing the rise and fall times of the column voltages; that is, have the charge transfer from the column electrode coincident with the charge being transferred out of the preceding column. Thus, the two interfering signals would tend to cancel each other. It is important to note that this scanning method forms a continuous video signal as the columns are scanned—the sampling function is inherent in the readout and need not be mechanized externally. This greatly simplifies sensing and reduces noise bandwidth. An additional advantage is the fact that the combination of injection during horizontal blanking and differential readout virtually eliminates blooming of the displayed image.

The advantages of this technique (pattern noise cancellation, KTC noise elimination, inherent signal sampling, and antiblooming) apply if the row
signals result from reading the sum of a number of image pixels as well as to the reading of a single image pixel. The method that would be used to obtain a row voltage that is proportional to the sums (and differences) of a number of image pixels is illustrated in Figure 2-13. At the beginning of a readout operation, the signal charge at some of the sites is stored under the column electrodes ($q_1$ and $q_2$) and at other locations along the same row the signal is stored under the row electrodes ($q_3$ and $q_4$). The row is reset to the reference voltage under this bias condition. If voltage is then removed from the first two column electrodes, charge packets $q_1$ and $q_2$ will transfer to the row electrodes. At the same time, voltage can be applied to the third and fourth columns causing charge packets $q_3$ and $q_4$ to transfer from the row electrodes to the column electrodes. The net change in row voltage is proportional to the sum of charge transferred ($q_1 + q_2 - q_3 - q_4$). The summation operation is controlled by the pattern of drive voltage changes applied to the column electrodes.

![Figure 2-13. Image Plane Summation Principle](image)

2.6.2 One-dimensional Hadamard Transform CID Focal Plane Processor

A one-dimensional Hadamard transform mechanization is as shown in Figure 2-14. The code generator is used to apply appropriate voltage changes to the column electrodes to obtain the indicated sums on the row lines. The differential row readout technique is used with this transform imager to also achieve low spatial and temporal noise. A restore operation is required between each transform point (not a reset operation). KTC noise elimination is conserved.

In the process of taking an image transform, the signal charge at each pixel is read out repeatedly, once for each transform value. For an N-wide transform, the signal recovered after taking the inverse transform is N times the signal at each pixel. The result of this repeated readout operation is a
signal-to-noise improvement of $\sqrt{N}$. Since KTC noise can be eliminated by using the row readout technique, amplifier noise will be the dominant temporal noise source. Noise levels of a few hundred carriers should be easily obtained, the specific value dependent on transform size, array size, pixel rate and amplifier design.

2.6.3 Two-dimensional Hadamard CID Focal Plane Processor

The traditional approach to taking a two-dimensional Hadamard transform is to take advantage of the separable property of the Hadamard kernel. This property allows the two-dimensional transform to be realized by taking two consecutive one-dimensional transforms. That is, a one-dimensional transform is applied to each row in the block followed by a one-dimensional transform applied to the columns of that result.

Figure 2-15 is a block diagram of an interframe encoding system using a two-dimensional transform for removing vertical and horizontal correlation within a subblock of the sampled image array. Ignoring the high speed A/D converter issue for the moment, a limitation of this approach is the auxiliary memory requirement for storing the intermediate one-dimensional transform coefficients of each block of each row. The size of this memory is significant in that it is a function of the size of the block in the vertical direction and the number of resolution elements in a row. In fact, as shown in Figure 2-15, twice this memory size is required. In light of these observations the only viable approach for implementing a two-dimensional Hadamard transform for mini-RPV applications is the CID focal plane processor.
The solution to the problem of performing a two-dimensional Hadamard transform on the focal plane depends primarily on two issues:

- Column Symmetry
- Pattern Noise Cancellation

The first property is most important because if column symmetry does not exist then extending the one-dimensional concept to two dimensions is not possible. As discussed earlier, the Hadamard coefficients are generated at the row outputs by driving the array column in a prescribed manner. In other words, given a subblock size, all of the columns must have the same sign or be different by a minus sign along the row. This is illustrated in Figure 2-16. Pattern (a) is allowed because all of the elements of each column have a common sign. Pattern (b) is not allowed because columns 1 and 3 cannot be driven positive and negative simultaneously. Pattern (c) is allowed because the columns can be driven + - + - and the desired output on row 2 can be obtained by inverting the output.

Fortunately, column symmetry does exist. Shown in Figure 2-17 are the 16 Hadamard patterns that would be applied to a 4 x 4 subblock of pixels. The appropriate coefficients are the sum of the applied positive and negative weighting on the intensity at each pixel. Referring to Figure 2-17, notice that column symmetry exists for all 16 patterns.
An operational sequence for generating the 16 Hadamard transform coefficients is as follows. The Hadamard code generator output is such that the array columns are driven so as to result in the application of pattern $G_{00}$ to a particular $4 \times 4$ subblock of pixels. That is, columns 1 through 4 are driven so as to result in a positive contribution at each row output. The sum of the row 1, 2, 3, and 4 outputs give the $G_{00}$ coefficient. Notice that with no change in the column drive potentials, $G_{01}$ can be determined simply by subtracting the sum of the outputs from rows 3 and 4 from the sum of rows 1 and 2. A similar observation can be made concerning coefficients $G_{02}$ and $G_{03}$.

The array column potentials are then driven so as to result in the application of pattern $G_{10}$ to the $4 \times 4$ pixel subblock. This pattern is used to generate coefficients $G_{10}$, $G_{11}$, and $G_{12}$ and $G_{13}$. Similarly, patterns $G_{20}$ and $G_{30}$ are used to generate the remaining 8 Hadamard transform coefficients.

As discussed earlier, the two-dimensional Hadamard transform focal plane processor approach is not complete unless provision is made for reducing pattern noise. Two methods for achieving pattern noise cancellation are attractive, namely:

1. the block injection method, and
2. the calibrate frame method.

Figure 2-17. Two-dimensional Hadamard Patterns as Applied to a $4 \times 4$ Subblock of Pixels
In the first method the transform coefficients are generated as described above and stored. The $4 \times 4$ pixel subblock is then injected and 16 reference transform coefficients are generated on the injected block. The reference coefficients are then subtracted from the corresponding transform coefficients resulting in the cancellation of the pattern noise contained in each coefficient. The calibrate frame approach is similar to the block injection method in that pattern noise is canceled by subtracting a reference coefficient generated on an injected block from the corresponding noisy coefficient. The difference, however, is that this technique exploits the fact that pattern noise does not change appreciably with time. Thus, in the calibrate frame mode of operation, a complete single frame of reference coefficients is transmitted to the ground or control aircraft based decoder. The noisy transform coefficients are then generated as described above, transmitted, and reconstructed. The pattern noise contained in the reconstructed coefficient is canceled by subtracting the coefficient from the stored reference. This procedure is continued except that periodically (once every hour or so) the reference is updated.

An implementation of this approach, assuming the block injection method of pattern noise cancellation, is shown in Figures 2-18 and 2-19. The appropriate $4 \times 4$ pixel subblock is chosen by selecting a particular set of four columns and four rows via the ROW SELECT and COLUMN SELECT logic. The column drive potentials are applied at the four inputs to give the $G_{00}$ Hadamard pattern, where the primed coefficients have not been corrected for pattern noise. The four row outputs available at pads A, B, C, and D are used to simultaneously generate coefficients $G'_{00}$, $G'_{01}$, $G'_{02}$, $G'_{03}$. This off-chip summation is shown in Figure 2-19. Notice that the four coefficients are stored.

![Figure 2-18. 4 x 4 CID Focal Plane Processor Mechanization](image-url)
in a digital memory consistent with the requirement of the block injection method of pattern noise cancellation.

Next, the column drive potentials for the selected subblock are driven to give the $G_{10}$ pattern. The four row outputs are summed off chip in the same manner and coefficients $G_{10}$, $G_{11}$, $G_{12}$ and $G_{13}$ are stored. This process is repeated for the $G_{20}$ and $G_{30}$ patterns. At the completion of this sequence the 16 noisy Hadamard coefficients are stored as shown in Figure 2-19.

The selected 4 x 4 pixel subblock is then injected and all 16 transform coefficients, $G'$, are generated in an identical manner over the injected subblock. As each reference coefficient, $G'$, is generated it is subtracted from the corresponding coefficients and difference $G$ is sent to the appropriate DPCM encoder for transmission. This sequence of operations is shown in Figure 2-20.

This implementation is applicable to the calibrate frame method except that the 16 memory cells are not required since the uncanceled coefficients are transmitted to the decoder where cancellation takes place. As indicated in Figure 2-21, this approach results in a four to one reduction in sample processing rate relative to the original pixel rate of the imager.

Several observations can be made concerning the implementation shown in Figures 2-18, 2-19, 2-20, and 2-21. First of all, this development is not meant to imply that the complete two-dimensional transform cannot be implemented completely on a single CID imager processor chip, because a single chip realization is possible. There are, however, advantages to designing the imager to perform four 1 x 4 transforms in parallel with the final
row summation done off chip. First of all, the CID imaging chip is designed to operate at a 2 MHz sample rate. This means that a single chip implementation using the calibrate method of pattern noise cancellation would require a 2 MHz A/D converter at the input to the DPCM. If the block injection method were implemented, the A/D converter speed requirement would double. A review of A/D converter availability indicates that at 2 MHz and above either the converter is large or expensive. As shown
in Figures 2-20 and 2-21, the parallel output implementation results in a two-
to-one and a four-to-one decrease in A/D converter speed requirement. This
reduction in A/D converter speed requirement allows compatibility with low
cost IC circuitry and allows the CID chip to be operated at a slower rate.

A second consideration which makes the parallel implementation attrac-
tive is the dynamic range requirement for the CID output amplifier is re-
duced. That is, each of the four amplifiers must handle the sum of four
pixel values, whereas in the single chip realization the dynamic range of the
output amplifier would have to cover the sum of all 16 pixels.

2.6.3.1 An 8 x 8 Hadamard Transform Implementation on the Focal Plane.
The following discussion describes an 8 x 8 two-dimensional CID focal plane
Hadamard transform implementation, illustrating how the basic 4 x 4 tech-
nique can be extended to larger subpicture block sizes. There is evidence
that no substantial improvement in performance is obtained for the Hadamard
transform for subpicture sizes greater than 8 x 8.

Figure 2-22 shows eight of the 64 possible Hadamard patterns that would
be applied to an 8 x 8 subblock of picture elements. The appropriate co-
efficients are the sum of the negative and positive weighting on the intensity
at each pixel. A CID imager chip designed to implement the 8 x 8 directly
would follow an operational sequence completely analogous to that described
previously concerning the 4 x 4 Hadamard implementation. A direct imple-
mentation, however, would require eight row sense amplifiers, thus present-
ing hardware implementation difficulties. The following paragraphs de-
scribe how an 8 x 8 Hadamard transform can be implemented using the same
basic structure as the 4 x 4 chip, that is, using 4 four-input code control
lines and four row outputs. The approach, therefore, is to investigate the symme-
tries of the 8 x 8 transform pattern, the objective being to generate 8 x 8 from two
4 x 8 transforms.

Consider first the task of driving the eight columns of the 4 x 8 block
so as to apply the appropriate Hadamard pattern. Notice from Figure 2-22
that the symmetry of the generating patterns (leftmost column) is such that
all that is required is that an inverter stage be added between each group of
four columns. The modification to the basic 4 x 4 chip is illustrated in
Figure 2-23. Notice that this minor modification allows 32 of the 64 or 1/2
of the total number of Hadamard coefficients to be generated.

The symmetry that allows the remaining 32 patterns to be calculated
can be seen from the top row of 8 x 8 transform coefficient patterns in Fig-
ure 2-22. The difference between the first eight coefficients across the row
and the second eight is that the lower 4 x 8 block weightings differ by a

IEEE Transactions on Computers, Vol. C-23, No. 1, January 1974,
pp. 90-93.
factor of -1. That is, comparing the first pattern with the fifth pattern in the
top row of Figure 2-22, it is seen that the result obtained by applying the
appropriate pixel pattern to the lower 4 x 8 block in the first pattern differs
only in sign from the result required by the lower 4 x 8 block in the fifth
pattern. Thus, the result need only be calculated once.

The operational sequence is to select the upper 4 x 8 of the 8 x 8 subblock
by addressing the appropriate ROW SELECT lines. Eight columns are
selected by addressing the appropriate two adjacent COLUMN SELECT lines.
With the inverter control off, an all-positive pattern is applied at the input
resulting in a 4 x 8 block of positive pixel weightings. The four partial Hada-
mard transform coefficients are calculated and stored in the same manner as de-
scribed in the 4 x 4 implementation. In fact, as shown in Figure 2-24, the off-chip
row summation logic is identical. Now, without changing the input pattern,
the appropriate inverters are turned "on" resulting in the application of the
fifth pattern in the leftmost column (see Figure 2-22) to the same upper
4 x 8 pixel subblock. The four partial Hadamard results are generated in
the same manner. This procedure is continued until all 32 unique upper
4 x 8 results are obtained and stored.
Figure 2-23. 8 x 8 CID Focal Plane Processor Mechanization

Figure 2-24. 8 x 8 Hadamard Transform - Row Summation and Pattern Noise Cancellation Logic
The upper 4 x 8 is then injected and the 32 required reference values are generated and pattern noise cancellation is achieved as shown in Figure 2-24.

The lower 4 x 8 block is then addressed via the ROW SELECT logic and the identical procedure is followed for generating the 32 pattern noise-free results. At this point in the sequence the upper and lower results corresponding to the first four columns (32 coefficients) in Figure 2-22 are stored. As shown in Figure 2-24, all 64 coefficients are then generated by adding and subtracting the lower 4 x 8 results from the upper 4 x 8 results.

In summary, it is possible to perform FFT type operations on the focal plane to realize larger subblock transforms. The 8 x 8 subblock transform provides more processing gain and near theoretical coding performance at the same expense in array and off-chip complexity.

2.7.0 INVERSE HADAMARD TRANSFORM APPROACHES

Several approaches for performing the inverse Hadamard transform were considered during the study. A digital iterative implementation is compared to two sampled analog implementations using the General Electric proprietary SCT correlator and matrix multiplier devices, a comparison which indicates that the digital approach is superior. The major reason is that the data is digital at the input to the inverse transform processor.

The three approaches are described in the following paragraphs. It should be noted that all three implementations take advantage of the fact that all of the coefficient data are available for processing and the 4 x 4 inverse Hadamard transform can be implemented as a 16 point one-dimensional transform.

2.7.1 SCT Correlator implementation

The SCT correlator† is a surface charge device capable of correlating an analog waveform with a digital reference. This is a very powerful signal processing technique because it performs parallel analog summation operations under digital control at high data rates. A correlator structure with parallel digital input capability is diagrammed in Figure 2-25. The inverse transform operation would be mechanized by loading the 16 two-dimensional transform coefficients into analog storage and then successively applying the 16 Hadamard binary patterns to the digital inputs. A correlator would be the preferred approach for performing the inverse transform function for a wide transform; however, its use does not appear to be justified for this particular application for two reasons. First, the transform coefficients


30
are available from the data link in digital form and the frame store memory would most likely be digital. The use of a correlator would require D/A conversion prior to the inverse transform operation, and A/D conversion following that operation. Secondly, the size of the inverse transform computation, 16 additions/subtractions, is small enough to be easily mechanized in digital form with existing MSI circuitry.

2.7.2 Matrix Multiplier Implementation

A family of CCD matrix multiplier chips is currently under development at the General Electric Company's Research and Development Center. This family is being developed to eliminate the complicated peripheral circuitry of previously considered CCD transform signal processing approaches. In addition, the signal processing operations are all performed in parallel so that extremely high speeds (complete transform in 100 nanoseconds) are possible. The family will require essentially no clock drivers, and output circuits are all on chip. The basic multiplier module will be 16 x 16 elements and will perform the mathematical operation

\[
\begin{bmatrix}
V_{\text{out}(1)} \\
V_{\text{out}(2)} \\
V_{\text{out}(16)}
\end{bmatrix}
= \begin{bmatrix}
W_{1,1} & W_{1,2} & \ldots & W_{1,16} \\
W_{2,1} & \ldots & \ldots & \ldots \\
\ldots & \ldots & \ldots & \ldots \\
W_{16,1} & \ldots & \ldots & W_{16,16}
\end{bmatrix}
\begin{bmatrix}
V_{\text{in}(1)} \\
V_{\text{in}(2)} \\
V_{\text{in}(18)}
\end{bmatrix}
\]

That is, a column vector of input voltages will be multiplied by a matrix of fixed weights (on chip) to yield a column vector of output voltages simultaneously (see Figure 2-26). For this application the weights \( W_{ij} \) are the appropriate 1 and -1 weights required by the inverse Hadamard transform.

The comments concerning the suitability of the SCT correlator approach also apply to the matrix multiplier approach.

![Figure 2-25. Modified SCT Correlator](image1)

![Figure 2-26. Basic Matrix Multiply Chip](image2)
2.7.3 Digital Iterative Implementation

Figure 2-27 shows an iterative implementation based upon a fast algorithm which gives identical stage-to-stage geometry. This results in a hardware savings in that the hardware can be reduced to a single stage with feedback. Thus the desired inverse transform is accomplished after the Hadamard coefficient data are fed back to the input via the input multiplexer four times. Every fourth cycle the new transform data are entered through the input multiplexer. These data, in turn, are cycled four times during which time the previous block of fixed values are read into the frame store memory. The transform coefficients, $G_{ij}$, must be scrambled, as shown in Figure 2-27, prior to processing to take into account the order in which they are generated by the focal plane processor.

Figure 2-27. Inverse 4 x 4 Hadamard Transform Flow Diagram
3.0 SYSTEM DESCRIPTION

3.1 CID ARRAY DESIGN

3.1.1 Cell Layout

Figure 3-1 shows the 1.2 x 1.2 mil cell layout of the 128 x 128 sensor. The thick-thin oxide boundary is dashed, the lower conductor (N-doped polysilicon) crosshatched, and the upper level (N-doped polysilicon) conductor is shown in solid outline. The lower level poly-thin oxide capacitor has an area of 0.21 mil² and the upper level poly-thin oxide capacitor has an area of 0.28 mil². Since the upper level capacitor has a thicker dielectric than the lower level capacitor, the charge storage capacity of each electrode is approximately the same, 1.9 x 10⁶ carriers. Depletion capacitance loading limits the maximum output charge to 1.5 x 10⁶ carriers.

Both levels of N-doped polysilicon conductors have a sheet resistivity of approximately 10 Ω per square. An alternative approach is to substitute metal-oxide for the polysilicon on the upper level. This would result in higher sensitivity since the metal-oxide is highly transparent.

![Figure 3-1. Cell Layout](image)

3.1.2 Array Layout

The array (Figure 3-2) contains 128 rows and 128 columns, selected by groups of four on both the horizontal and vertical axes. Since this array was designed for sequential readout of the image subblocks, selection is by means of scanning registers. In operation, a logical "one" would be entered into each scanning register and shifted as required to select the desired subgroup. The column drive lines, E₁ through E₄, would then be driven to obtain four transform outputs in parallel.
Figure 3-2. Sensor Layout
In addition to the 128 active rows, an additional row is available to provide differential cancellation of column drive interference. This compensation row is selected for every row address and cleared when every row is cleared.

The five on-chip MOSFET preamplifiers, shown at the lower right of Figure 3-2, are optional. By means of photo-mask selection, these devices can be bypassed should off-chip preamplification be desired.

Site size is 1.2 x 1.2 mils, giving an active sensing area of 153.6 x 153.6 mils. Overall chip size is approximately 200 x 200 mils (5 x 5 mm).

3.1.3 Array Parameters

The calculated array electrical parameters for the 128 x 128 format are shown in Table 3-1.

<table>
<thead>
<tr>
<th>ELECTRICAL PARAMETERS</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Cell Storage Capacity</td>
<td>$1.9 \times 10^6$</td>
</tr>
<tr>
<td>Saturation Output Charge</td>
<td>$1.5 \times 10^6$ (0.24 pC)</td>
</tr>
<tr>
<td>Distributed Row Capacitance ($C_{ROW}$)</td>
<td>6 pF</td>
</tr>
<tr>
<td>Sense Line Capacitance ($C_S$)</td>
<td>12 pF</td>
</tr>
<tr>
<td>Distributed Row Resistance</td>
<td>3.9 K</td>
</tr>
<tr>
<td>Row Select Transistor Resistance</td>
<td>4K</td>
</tr>
</tbody>
</table>

3.2.0 SYSTEM LOGIC AND TIMING

The timing diagram for transform readout shown in Figure 3-3 is generated by the logic diagram shown in Figure 3-4. Block 1 is a voltage controlled oscillator which has two clock outputs, one fixed and one variable. Block 2 switches between the two clocks. The outputs of counter 3 are the clock frequency divided by 2 and divided by 8. Gates 4-8 select which of the two frequencies to be fed into counter 9. Its outputs are used as inputs for the PROM. The PROMs are 32 words of 8 bits each. The switching of counter frequencies allows generation of the first 16 words at low frequency and the second 16 words at high frequency, thus allowing more precise placement of the signals for injection, reset, etc.

One of the PROM outputs is a pulse labeled $\phi$. The rising edge of this pulse turns off a phase line and the falling edge of the pulse turns on the other phase line. This is done by using the pulse as the clock input to a positive
Figure 3-3. Timing Diagram for Transform Readout
edge-triggered flip-flop (14), while inverting the pulse and using it as the clock input to another positive edge-triggered flip-flop (15). Both noninverted outputs are NANDed, giving $\phi_1$, while the inverted outputs are NANDed, giving $\phi_2$. Blocks 22, 23 are drivers as are blocks 24, 25, 30-38, and 40, thus providing the required voltage levels needed for the chip.

The counter 9 output, which cycles once every PROM interval, is divided by 32 to give one pulse every line. This is NANDed with the $\phi$ signal. Then $\phi_1N$ and $\phi_2N$ are generated the same way as $\phi_{in}$ and $\phi_{2H}$. The once-a-line pulse is also used to generate $H_{in}$. When $\phi_{2H}$ turns off while the once a line pulse is on, the output of flip-flop 30 turns on. The next time that $\phi_{2H}$ turns off, the once-a-line pulse is off, so the flip-flop output is off. The flip-flop's inverted output is then used as $H_{in}$. The once-a-line pulse is divided by 32, to give a pulse once every frame. This signal is used to generate $V_{in}$ in the same way as $H_{in}$ was generated.

All the other necessary signals are from PROM outputs driven by 32 through 38 and 40, to give the necessary levels. RESTORE and SAMPLE are sent directly to switches on the sense amplifier side of the camera.

The assembled transform readout camera board is shown in Figure 3-5. Logic, timing, and drive circuits are to the left of the 28 PIN imager package (center white ceramic package), and the four video amplifiers to the right.

Logic and timing diagrams for the normal readout camera are shown in Figure 3-6 and Figure 3-7, respectively.
3.3.0 VIDEO SIGNAL RECOVERY

The four parallel video amplifier channels have been shown in functional diagram form in Figure 3-2. During readout a 4 x 4 subblock is selected, 4 columns by the horizontal scanning register, and 4 rows by the vertical scanning register. A compensation row is always selected to allow the column drive voltage, which couples to the row conductors, to be cancelled by the differential amplifiers.

The readout sequence then proceeds as follows:

1. All rows are reset to a reference voltage, RVD, and allowed to float.
2. The KTC offset noise is removed by operating the RESTORE switches to acquire samples of the offset voltages across the restore capacitors.
3. The column conductors are driven through connections E₁, E₂, E₃, and E₄ either in a time sequential (Normal Readout) or Walsh code (Transform Readout) manner to transfer signal charge to and from the row electrodes. The restore switches are operated between each column drive voltage change to provide the proper zero reference.
4. After all data from either the addressed block (Transform Readout) or addressed rows (Normal Readout) has been read out, that section of the array is cleared of signal charge by driving the injection transistors (IG & ID) and the appropriate column conductors to cause signal injection. The video amplifiers would be disconnected during the injection operation by switching off gate DG.
A detailed schematic diagram of one of the four identical readout amplifiers is shown in Figure 3-8.

Figure 3-8. Video Amplifier Schematic
4.0 FABRICATION PROCESS

The CID Processor chips were fabricated using the P-channel overlapping electrode process with both the lower and upper electrodes formed from N-type polysilicon layers. This process has been developed particularly for the fabrication of solid-state imagers and incorporates many safeguards to maintain a reasonably high yield even with large chip size.

For the subject devices we were able to obtain a functional yield of 87% and a line defect-free yield of 21% using high-quality, hard material masks. These results are outstanding considering that the chip size is 190 x 210 mils, larger than most memory or microprocessor chips. A photo of the array is presented in Figure 4-1. A detailed distribution of defects among the various elements of the array is shown in Table 4-1.

Table 4-1

<table>
<thead>
<tr>
<th>Wafer No.</th>
<th>No. of Chips</th>
<th>No. of Chips Functional Row</th>
<th>Defects</th>
<th>Vertical Register</th>
<th>Horizontal Register</th>
<th>Defect Free</th>
<th>Defect Free &amp; Low Dark Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>56</td>
<td>52</td>
<td>16</td>
<td>29</td>
<td>1</td>
<td>13</td>
<td>5</td>
</tr>
<tr>
<td>2</td>
<td>56</td>
<td>50</td>
<td>20</td>
<td>22</td>
<td>1</td>
<td>1</td>
<td>13</td>
</tr>
<tr>
<td>3</td>
<td>56</td>
<td>46</td>
<td>23</td>
<td>11</td>
<td>1</td>
<td>7</td>
<td>13</td>
</tr>
<tr>
<td>4</td>
<td>56</td>
<td>50</td>
<td>14</td>
<td>28</td>
<td>3</td>
<td>3</td>
<td>12</td>
</tr>
<tr>
<td>5</td>
<td>56</td>
<td>47</td>
<td>18</td>
<td>17</td>
<td>4</td>
<td>1</td>
<td>14</td>
</tr>
<tr>
<td>6</td>
<td>56</td>
<td>48</td>
<td>13</td>
<td>25</td>
<td>9</td>
<td>2</td>
<td>7</td>
</tr>
<tr>
<td>Total</td>
<td>336</td>
<td>293</td>
<td>104</td>
<td>132</td>
<td>20</td>
<td>15</td>
<td>72</td>
</tr>
<tr>
<td>%</td>
<td>100</td>
<td>87</td>
<td>31</td>
<td>39</td>
<td>6</td>
<td>4</td>
<td>21</td>
</tr>
</tbody>
</table>

The starting material consisted of epitaxial silicon wafers, with the substrate heavily doped with boron; the epitaxial layer was phosphorus-doped with a resistivity of 10 Ω-cm. The thickness of the epitaxial layer was approximately 25 μm.
The field oxide is partially countersunk into the silicon surface for eliminating large and abrupt steps at the edges of the active regions. This allows the use of thicker field oxides, providing higher field threshold voltages (~30 V @1μA) and lower parasitic capacitance (~0.018 pF/mil²).

The lower level electrode is made of chemical vapor-deposited polysilicon, which is then phosphorus-doped to increase its electrical conductivity. A sheet resistance of about 10 Ω per square was measured on a
polysilicon layer 5000 Å thick. A gettering process is coupled to polysilicon doping for improving the imagers' dark current characteristics.

The polysilicon lines are selectively passivated by growing about 3000 Å of oxide in steam. Thus the interlevel capacitance is only 0.016 pF/mil². By comparison, the polysilicon electrodes' capacitance in the active regions is 0.26 pF/mil² with a threshold voltage of -1.6 V. A second level of polysilicon was used for the upper electrode, but it did not extend to the scanning registers section. The top metallization in the scanning registers was aluminum evaporated from an induction-heated crucible.

Three lots, of 6 wafers each, were processed for this program. In the first two lots we used emulsion photomasks since hard material ones were not readily available. Yield was very low in these early lots, particularly in the shift registers. In the course of the failure analysis we were able to correlate this yield loss to a geometrical distortion of the emulsion masks, known as the Ross effect.† Basically, this is due to the difference in drying rates between exposed and unexposed gelatin during development of emulsion photomasks. Shrinking of the dark regions by as much as 0.05 mils at each edge is often observed. In our case, the failure occurred when a polysilicon line overlying a field oxide strip, designed to be 0.1 mil wider at each edge, turned out to be coincident, because of the concomitance of the Ross effect in the polysilicon and field oxide patterns. The aluminum lines could not cross this enhanced step and broke frequently, decreasing the yield.

With the introduction of hard material masks this problem disappeared and the high yield of the third lot, previously mentioned, was observed.

5.0 PERFORMANCE

The CID processor arrays were tested in both the normal mode (sequential scan) and the transform mode. Experimental results are tabulated and compared to the specifications.

5.1 IMAGER PERFORMANCE - NORMAL READOUT

A series of eight packaged arrays from the third lot was tested in the normal-readout camera. Nondestructive readout was verified on all of them, as the camera was set up for multiple frame integration. In this mode the charge could be injected after n frames where n could be varied from 1 to 1000. Other device characteristics for the series are shown in Table 5-1. All values are for a readout rate of 30 frames/second. The gain factors used for these calculations are based on capacitance measurements and are derived in Appendix B.

The experimental measurements were made using the data collection system shown in Figure 5-1. The heart of the system is a microcomputer, consisting of an Intel 8080 processor and 24 kilobytes of user-accessible memory. A 12-bit A/D converter along with timing logic is used to convert the video signal into digital form for input to the microcomputer where it is processed under software control. A teletype and control panel are used to control the data collection. This system was used to measure the following characteristics.

5.1.1 Dynamic Range

Dynamic Range was measured by first taking 100 readings with no illumination. Then 100 readings were taken under full-scale illumination and the mean value of the background subtracted from each reading. The dynamic range was the average value of these 100 readings of the signal-minus-background, divided by the standard deviation of those readings (the RMS noise level). The light source used was a tungsten point arc lamp.

The dynamic range measured was about 500:1 for all arrays. This was achieved with the on-chip signal attenuation of 2:1 ahead of the amplifiers as described in Appendix B. If the layout error responsible for this signal attenuation were corrected, a dynamic range of 1000:1 would be achieved.

5.1.2 Dark Current

The dark current levels were measured using the multiple frame integration feature of the camera. Dark current buildup was measured after 200 and 300 frames of integration. The background levels were quite low, allowing about 17 seconds to reach saturation at 25 °C, equivalent to about 500:1 peak signal to average dark current ratio, although all of the arrays
Table 5-1
DEVICE CHARACTERISTICS

<table>
<thead>
<tr>
<th>Device Number</th>
<th>Dynamic Range</th>
<th>Dark Current nA/cm²</th>
<th>Sensitivity a/w</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-5-44</td>
<td>523:1</td>
<td>1.06</td>
<td>.14</td>
</tr>
<tr>
<td>3-5-21</td>
<td>504:1</td>
<td>1.25</td>
<td>.15</td>
</tr>
<tr>
<td>3-5-30</td>
<td>494:1</td>
<td>1.20</td>
<td>.14</td>
</tr>
<tr>
<td>3-5-28</td>
<td>568:1</td>
<td>0.82</td>
<td>.16</td>
</tr>
<tr>
<td>3-5-20</td>
<td>534:1</td>
<td>1.06</td>
<td>.14</td>
</tr>
<tr>
<td>3-3-46</td>
<td>547:1</td>
<td>1.11</td>
<td>.17</td>
</tr>
<tr>
<td>3-3-40</td>
<td>513:1</td>
<td>1.06</td>
<td>.16</td>
</tr>
<tr>
<td>3-3-28</td>
<td>528:1</td>
<td>0.82</td>
<td>.15</td>
</tr>
</tbody>
</table>

had a few dark current "spikes." The variation in the background dark current level between arrays is partially due to the variation in temperature of the arrays. Chip temperature increased by approximately 15°C during operation. This variation can be reduced by decreasing the power dissipated by the on-chip preamplifiers.

5.1.3 Spectral Response

A representative spectral response (Figure 5-2) was taken on an array from lot 2 using a calibrated monochromator. The peak quantum efficiency (45%) occurs at a wavelength of .66 μm. This series of devices was tested for response at this wavelength using a collimated light source and narrow band interference filter. A United Detector Technology calibrated silicon photodetector was used as a reference. The results are tabulated in Table 5-1.

5.1.4 MTF

Data was taken on the arrays to determine a point spread function, using a 0.1 mil light spot from the tungsten arc lamp. The light spot was moved along a row and column in 1/10 element-width increments. These results are shown in Figures 5-3 and 5-4. The transfer function was measured using a series of neutral density filters. This is shown in Figure 5-5.

5.1.5 Uniformity

Pixel-to-pixel background variations (fixed-pattern noise) were measured by first taking the mean of 25 readings at each of 50 sites along an unilluminated row. This was to reduce temporal noise. The 49 differences between
Figure 5-1. Data Collection System
the mean background values for adjacent sites along the row were then summed and divided by 49 to determine the average pixel-to-pixel background variation. Typical results are shown in Figure 5-6.

The decrease in fixed-pattern noise with increasing row number is attributed to increasing effectiveness of the compensation row, which is Row 128.

Pixel-to-pixel sensitivity variations were measured by first finding the mean signal (25 readings) for 3/4-full scale illumination, minus the mean signal (25 readings), for no illumination, at each of 50 sites along a row. The 49 differences of these signal-minus-background values for adjacent sites were then averaged to determine the pixel-to-pixel sensitivity variation. Figure 5-7 shows that the variation in sensitivity is less than the background variations, and does not vary significantly across the array.

5.1.6 Qualitative Performance

A photograph of the monitor display produced by a typical imager operating in the normal readout mode is shown in Figure 5-8. A few bright defects
Figure 5-3. Point Spread Function, Horizontal

Figure 5-4. Point Spread Function, Vertical
Figure 5-5. Transfer Characteristics

Figure 5-6. Element-to-Element Variations in Fixed Pattern Noise
due to localized dark current can be seen. Unfortunately, the wide dynamic range and low dark current measured on the video signal cannot be shown due to limitations of the image reproduction system used.

5.2 IMAGER PERFORMANCE - TRANSFORM READOUT

Several devices from lot 3 were tested in the transform camera. All imagers tested demonstrated that the spatial transform was being taken. Each Hadamard transform value is simply a binary summation of the analog signals from a group of pixels. Thus, the weighting factor of each analog signal is +1 or -1. A one-dimensional transform of a four element block is accomplished as follows. The first transform point \( T_1 \), the lowest spatial frequency or DC level is the sum of the charge in each of the four elements
(++++). The next highest frequency ($T_2$) is the sum of the charge in the first two elements minus the sum of the charge in the second two elements (++--). The third transform point ($T_3$) is (+++) and the fourth transform point ($T_4$), the highest spatial frequency, is (++)

These results are summarized in Figure 5-9.

\[
\begin{align*}
T_1 &= P_1 + P_2 + P_3 + P_4 \\
T_2 &= P_1 + P_2 - P_3 - P_4 \\
T_3 &= P_1 - P_2 - P_3 + P_4 \\
T_4 &= P_1 - P_2 + P_3 - P_4
\end{align*}
\]

Where $T \equiv$ Transform Value

$P \equiv$ Pixel Value

Figure 5-9. Transform Readout Waveforms
(No Illumination)

In the present array structure, four of these one-dimensional transforms are read out in parallel, and a two-dimensional transform may be performed off-chip.

One way to verify transform operation is to illuminate only one of the elements in the four element block, and observe the four transform points on an oscilloscope. When the array is dark all four transform points are zero (see Figure 5-9). (The hold time for the fourth transform point is
longer than the hold time for the other three because the shift register must shift to the next four-element block during this time). When only the first of the four elements is illuminated, the first transform point, the sum of the charge in all four elements, will read +1 unit, on a normalized scale. The second transform point also will equal +1 unit, since the sum of charge in the first two elements is 1 and the sum of charge in the last two elements is 0. Similarly, the third and fourth transform points will equal +1 unit. This is shown in Figure 5-10(a). Now the light spot is moved so as to illuminate only the second element of the four. The first transform point is still +1 since the sum of the charge for the four elements is still +1 unit. The second transform point is also +1 unit. The third transform point is now -1 unit because it is the sum of the charge in the first and fourth element (0) minus the charge in the second and third element (1). Similarly the fourth transform point is -1. This is shown in Figure 5-10(b). When the light spot illuminates the third element only, the transform points are +1, -1, -1, and +1 respectively [Figure 5-10(c)]. Finally, when the light spot illuminates only the fourth element the four transform points are +1, -1, +1, and -1, respectively [Figure 5-10(d)]. It should be emphasized that the waveforms of Figure 5-10 are sampled analog quantities. The very narrow point spread function of these imagers and the good transform readout quality results in uniform analog samples that should not be mistaken for digital signals.

The performance characteristics of the imagers in the transform mode were measured when applicable. NDRO operation is inherent in the transform mode since each pixel must be read out repeatedly to produce the transform. Dark current levels and sensitivity are the same as for the normal mode.

Dynamic range measurements in the transform mode were hampered by a problem with the horizontal scanners. In this mode, where four columns must be driven simultaneously, parasitic coupling to the scanner outputs caused it to malfunction. Proper operation could be achieved by reducing the drive voltages, but this resulted in a lower dynamic range. Although performance was expected to improve due to the factor of 5 reduction in bandwidth, the limited drive capabilities offset this advantage and the dynamic range measurements were on the same order as those obtained in the normal mode.

This scanner inadequacy can be corrected by a circuit modification in future designs.
Figure 5-10. Transform Readout Verification
6.0 SUMMARY AND CONCLUSIONS

The feasibility of real-time transform coding of an optical image directly on a CID imager has been conclusively demonstrated. In addition, picture quality, in terms of thermal and fixed-pattern noise, MTF, and spectral response characteristics, is excellent. Two minor design deficiencies, not uncommon in new imager designs, were but a minor hindrance in characterizing device performance. These errors will be corrected in future designs.

The falloff in response at the shorter wavelengths, while expected from the two-level polysilicon structure, is nevertheless disappointing. Fortunately, the advent of transparent, metal-oxide electrode materials promises a dramatic improvement in the blue-green response of future devices.

Resolution of the present device is unlikely to be sufficient for a large number of potential applications; however, the design, with its 30 μ-square sensing site size, can be relatively easily expanded to higher resolution -- to 256 x 256 and higher.

This development is considered to be an important first step towards the realization of miniature, low power, bandwidth-compression, (jam-resistant) systems suitable for mini-RPV applications. Other potential applications are in video-guided weapons and cannon-launched guided projectiles (smart bombs).

A scientific imaging application might be in Hadamard-transform spectroscopy, where the elimination of cumbersome optical masks would result in significant system simplifications.

Two areas in which future development is required are:

(a) increased resolution through the design, fabrication, and evaluation of arrays of the order 256 x 256.

(b) evaluation of total systems performance of a bandwidth-compression system incorporating such a CID array, including assembly of a demonstration system.
APPENDIX A

1. SCANNER DESCRIPTION

As described in the text, selection of individual subgroups is effected by means of two serial shift registers fabricated along one horizontal and one vertical axis of the array. This particular design was developed for use on high-speed, high-density CID arrays and for this reason has some unique characteristics not found in the more normal type of MOS shift register.

An important observation can be made on the nature of the shift registers required in this application. As every line (row or column) must be addressed just once between consecutive initializations of the shift registers, it follows that a signal "one" is always trailed by a series of logic "zero" levels; more appropriately, therefore, we should call this circuit element a scanner instead of a shift register.

For this reason we can simplify the design of the scanner as we can impose without penalty on performance that each stage of the scanner following a logic level "one" be set at a logic level "zero." Furthermore, by designing this scanner with noninverting stages, the number of parallel outputs doubles in comparison to a similar register made with inverting stages. This is due to the fact that an output can be tapped only once for every pair of inverters, because the signal and its complement must be held at every stage.

A main concern in the design of a scanner is the regeneration of the signal at every stage for avoiding signal losses in the transfers, particularly those due to gate threshold drops. This problem is overcome with the introduction of bootstrapping in the form of a MOS varactor capacitor, which has the desirable property of being active only in presence of a signal "one." Thus a noise rejection mechanism is inserted in this scanner as the signal is transmitted and amplified only if it is above the gate threshold value.

This scanner is clocked by two phase lines with the clock pulses alternatively fed to one or the other of the two lines. At any time there is always a phase line at ground level, making a separate ground bus line unnecessary.

The scanner circuit diagram is shown in Figure A-1. Four MOS transistors are the active elements of each stage. Two of them, called $T_1$ and $T_3$, have large aspect ratios, because their purpose is to transfer the phase line clock pulse with the smallest delay to the next stage when the preceding stage is at logic level "one." Specifically, the gate of $T_1$ is connected to the gate of the bootstrapped MOS varactor $T_4$, which can thus rise above the phase line voltage and transfer without threshold losses and at high speed the clock pulse through $T_1$. For achieving a significant bootstrapping action
the combined gate capacitance of \( T_4 \) and \( T_1 \) should be large in comparison to the other capacitances associated with the same node, but coupled to the substrate (ground), like \( C_1 \) and \( C_{g2} \). As the design of \( T_1 \) is largely dictated by the selection of an appropriate transconductance value, the main bootstrapping capacitance is provided by \( T_4 \) which is laid out as a large area device with aspect ratio close to one and with source and drain tied together. As \( T_4 \) acts like a charge reservoir, the square geometry provides an optimum charge access to the output port allowing shorter time delays in charging and discharging.

Transistor \( T_3 \) is connected in a diode configuration with the gate and the drain tied together. As a result it allows the charging of node 5 to take place, but it cuts off the discharge path, electrically isolating this node during the falloff of the phase pulse \( \phi_1 \).

Finally, transistor \( T_2 \) provides a discharge path for the bootstrapping capacitance bringing the gate voltage of \( T_4 \) and \( T_1 \) to ground after the charging of node 5 has taken place. This transistor should be designed with minimum geometry, because it is turned on after node 5 has been electrically isolated during the falloff of the phase pulse \( \phi_1 \) and therefore reduces the bootstrapping action of \( T_8 \) by coupling node 5 to the ground.

The aspect ratio of transistor \( T_2 \) should also be small in comparison to that of \( T_1 \) for assuring that \( T_1 \) completes the discharge of node 4 before it is turned off by the simultaneous discharge of node 3 through \( T_2 \). In practice, \( T_2 \) is designed with an aspect ratio of 1, while \( T_1 \) and \( T_3 \) have approximately an aspect ratio of 6 to establish a safe margin in the time constants ratio.

As we refer to p-channel devices, let us consider that in the initial condition the input voltage \( V_3 \) is negative and equal to \( V_0 \) which is equivalent to a logic level "one." As a result transistor \( T_4 \) is "on" determining a strong
capacitive coupling between the input phase line \( \xi_1 \). This coupling is due to the formation of an inversion layer beneath the gate of \( T_4 \), which can be interpreted as an extension of the source and drain regions in the computation of the gate-source (drain) capacitance.

As the phase line \( \xi_1 \) is pulsed from 0 to \( V_5 \), the large capacitance of \( T_4 \) overrides the capacitance to ground \( C_1 \) and bootstraps \( V_3 \) to \( V_{BS} \) which must be larger than \( V_5 \) for a complete transmission of pulse \( \xi_1 \) through transistor \( T_1 \) without threshold losses. The harder \( T_1 \) is turned "on," the shorter is the lag in the rise time of pulse \( \xi_1 \) at node 4. Transistor \( T_3 \) is connected in a diode equivalent configuration between nodes 4 and 5 and is "on" when \( V_4 \) is more negative than \( V_5 \) by at least a threshold voltage, \( V_T \).

Thus under the influence of pulse \( \xi_1 \) transistor \( T_3 \) conducts and draws current from node 4 for charging \( C_3 \) and the gate to source (drain) capacitances of \( T_5 \) and \( T_3 \). It will eventually stop conduction when \( V_5 \) equals \( (V_5 - V_T) \), assuming that the gate of \( T_3 \) is at \( V_5 \).

Transistor \( T_2 \) is turned off during the \( \xi_1 \) pulse, because even when the gate is at the peak voltage \( (V_5 - V_T) \), this voltage is still less than the source and drain voltages, \( V_3 \) and \( V_{BS} \) respectively. Thus any current drain is precluded from node 3, and the bootstrap voltage remains constantly applied to the gate of \( T_1 \) until the pulse ends.

When the phase line \( \xi_1 \) falls back to zero, transistor \( T_3 \) is turned off immediately, letting the voltage at node 5 to reach its equilibrium value \( V_0 \) as a result of charge redistribution between \( C_3 \) and the capacitances of transistors \( T_2, T_5, T_8 \), and in smaller degree, of \( T_3 \). Simultaneously, \( V_3 \) is brought back to its initial voltage, \( V_{0r} \) as the bootstrapping action of \( T_4 \) now occurs in reverse, and from this level \( V_3 \) falls rapidly to zero as the charge at node 3 drains through \( T_2 \), which is now "on."

The voltage at node 4, \( V_4 \), is also decreasing rapidly to zero as \( C_2 \) and the capacitance of \( T_3 \) are discharged through transistor \( T_1 \) to phase \( \xi_2 \), which is now zero. Caution must be exercised in the scanner design to ensure that \( V_3 \) does not fall to zero faster than \( V_4 \), because as soon as \( V_3 \) is within a threshold drop from \( \xi_1 \), \( T_1 \) is turned "off" freezing the residual voltage \( V_4 \). This problem is avoided by choosing a much larger aspect ratio for \( T_1 \) than for \( T_2 \) and by keeping \( C_2 \) reasonably small.

When the phase pulse \( \xi_2 \) starts, the bootstrapping action raises \( V_5 \) from \( V_0 \) to \( V_{BSr} \), repeating the cycle already described for \( V_3 \) and pulse \( \xi_1 \).

For completeness, let us consider the case where in the initial condition \( V_3 \) is below threshold, corresponding to a logic level "zero." As transistor \( T_4 \) is then turned "off," the bootstrapping action does not occur in presence of pulse \( \xi_1 \) and coupling between node 3 and ground through \( C_1 \) prevails in
keeping $V_3$ below threshold so that transistor $T_1$ remains "off" and no voltage change occurs in the following stages of the scanner.

Examining the timing diagram, Figure A-2, we observe the existence of two types of pulses, which can be used as outputs on a capacitive load — for example, the gate of a decoder transistor. This feature adds considerable flexibility to this scanner, because in some applications it is preferable to have output pulses at adjacent locations which are slightly overlapping in time, like $V_3$, $V_5$, and $V_7$, while in other cases a complete extension of a pulse is required before the next pulse starts at the following output, like $V_4$ and $V_6$.

This design has been thoroughly evaluated, both analytically and by means of various computer-aided transient analysis programs, (such as SCEPTRE), and is used in a number of operational CID imagers. The particular design used in the subject array was fully evaluated and its performance verified for the application.

Figure A-2. Scanner Timing Diagram
APPENDIX B

ARRAY OUTPUT CAPACITANCE

The capacitive load presented to the signal charge and any on-chip voltage attenuation must be known to determine array performance factors such as quantum efficiency, dark current density and noise equivalent signal. The array schematic diagram, Figure B-1, illustrates the on-chip circuitry used to connect four array rows to the on-chip MOS-FET source followers. A single logical "ONE" is transferred along the vertical scanner to sequentially select the array rows in groups of four. The selected group of four rows is connected to four source follower MOS-FET gates providing that the disconnect gate (DG) is energized. The injection gate (IG) is off during array readout. A compensation line (C) has been added to the array to provide for cancellation of the capacitively coupled column drive voltage interference. This compensation line is selected by a logical "OR" of the vertical phase drive voltages so that it is active for all array readout operations. The compensation signal bus line was located inboard of the row signal bus lines to insure that the compensation bus would have a distributed capacitance that was similar to the active row signal bus capacitance. The cross-coupling between the signal lines and the compensation line that was introduced by this choice of compensation bus location resulted in signal attenuation prior to on-chip amplification. It resulted in a significant loss in dynamic range, approximately 2:1, and a small amount of crosstalk between the four array rows being read out. These problems can be effectively eliminated in future array designs by a simple topological layout change. The magnitude of the on-chip capacitance and voltage attenuation was measured to allow characterization of chip parameters.

The equivalent circuit of the row selection network is shown in Figure B-2. One packaged imager was biased in the normal manner and the magnitude of the capacitance components was determined as follows:

1. The capacitance of all array rows was measured at terminal RVD. The individual row capacitance, \( C_R \), was found to be \( C_R = C_{RVD}/128 = 6.0 \) pF.

2. The sum of the four signal and compensation bus line capacitance, including the gate input capacitance of the on-chip source followers was measured at terminal ID.

\[
C_C + 4C_S = 21.8 \text{ pF}
\]

3. The capacitance, looking into the compensation line, was measured through terminal C.

\[
C_{\text{measured}} = C_C + 4 \left( \frac{C_X C_S}{C_X + C_S} \right) = 7.3 \text{ pF}
\]

4. The ratio of crossover capacitance, \( C_X \), to signal bus capacitance, \( C_S \), was measured by capacitively coupling a small voltage pulse into
terminal C and measuring the ratio of source follower output 01 to outputs 02 through 05. The circuit was maintained at normal bias voltage during this measurement by periodically pulsing IG while maintaining ID at the row bias voltage. The measured ratio of output 01 to 02 through 05 was 3 to 0.8 for all four signal outputs.
From this data the array capacitive components was found to be

\[ CR = 6.0 \text{ pF} \]
\[ CS = 4.9 \text{ pF} \]
\[ CC = 2.0 \text{ pF} \]
\[ CX = 1.8 \text{ pF} \]

A source follower voltage gain of 0.82 was also measured under these conditions.

When an area of the array is illuminated uniformly, all four signal bus lines will have the same video voltage and the cross-coupling capacitance between signal lines will not act as load capacitance. Signal voltage is coupled from all four signal bus lines to the compensation line resulting in a fraction of the signal voltage appearing on the compensation line. Under this condition, the compensation line voltage is:

\[
V_C = V_S \left[ \frac{4CX}{CR + CS + 4CX} \right] = 0.48 \ V_S
\]

Since the compensation line voltage is subtracted from the four signal line outputs, the effect of this cross-coupling is to attenuate the signal by approximately two to one. The total on-chip gain, including the source follower, is

\[
\frac{V_S - V_C}{V_S} \times \text{Source follower gain} = \left( \frac{V_S - 0.48 \ V_S}{V_S} \right) \times 0.82 = 0.43
\]

The loading effect on the cross-coupling capacitance from one signal line to the compensation line is:

\[
CX \left( 1 - \frac{V_C}{V_S} \right) = 0.9 \text{ pF}
\]

The total load capacitance under uniform illumination conditions is:

\[
C_{LOAD} = CR + CS + CX \left( 1 - \frac{V_C}{V_S} \right)
\]

\[
= 11.9 \text{ pF}
\]

Under point source illumination conditions the cross-coupling capacitance between signal bus lines does load the signal charge. The equivalent circuit for one signal bus is shown in Figure B-3(a). This equivalent circuit has been simplified by applying a Y-\Delta transformation. The result is shown in
Figure B-3(b). Substitution of the measured capacitance values results in the following load capacitance and gain factors.

Signal Load Capacitance, \( C_S = 17.1 \text{ pF} \)

Signal on Compensation Line, \( V_C = .17 \text{ V}_S \)

\[
\text{GAIN} = \left( \frac{V_S - V_C}{V_S} \right) \times \text{Source Follower Gain} = .68
\]

(a) Capacitive Loading & Cross-Coupling

(b) Simplified Circuit

Figure B-3. On Chip Equivalent Circuit - Point Illumination