THE SYMBOLIC MANIPULATION OF COMPUTER DESCRIPTIONS: ISPL COMPILER AND SIMULATOR

Carnegie-Mellon University
Pittsburgh, Pennsylvania

2 August 1976
The Symbolic Manipulation of Computer Descriptions:
ISPL Compiler and Simulator

Mario R. Barbacci
Department of Computer Science
Carnegie-Mellon University
Pittsburgh Pa.
August 2, 1976

Approved for public release;
distribution unlimited.

This project is supported in part by the Advanced Research Projects Agency (ARPA) of the Department of Defense, under contract F44620-73-C-0074, monitored by the Air Force Office of Scientific Research, and by the National Science Foundation, under grant GJ 32758X.
**THE SYMBOLIC MANIPULATION OF COMPUTER DESCRIPTIONS: ISPL Compiler and Simulator**

**Author:** Mario R. Barbacci

**Performing Organization Name and Address:**
Carnegie-Mellon University
Computer Science Dept.
Pittsburgh, PA 15213

**Controlling Office Name and Address:**
Defense Advanced Research Projects Agency
1400 Wilson Blvd.
Arlington, VA 22209

**Monitoring Agency Name and Address:**
Air Force Office of Scientific Research (AFOSR)
Bolling AFB
Washington, DC 20332

**DISTRIBUTION STATEMENT (of this Report):**
Approved for public release; distribution unlimited.

**ABSTRACT:**
The compiler described in this manual will translate programs written in a subset of ISPL into register transfer level instructions. The code thus generated could be used for the implementation of wiring list generators, simulators, or other Computer Aided Design applications. This manual describes the syntax and semantics of the language (ISPL) accepted by the compiler.

The simulator described in this manual will interpret the output of the ISPL compiler, the RTM code, thus allowing the users a generalized computer architecture simulation facility. This manual describes the commands available to the users.
# Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>3</td>
</tr>
<tr>
<td>Declarations</td>
<td>6</td>
</tr>
<tr>
<td>2.1 Memories and Registers</td>
<td>6</td>
</tr>
<tr>
<td>2.2 Macros</td>
<td>7</td>
</tr>
<tr>
<td>2.3 Identifiers and Constants</td>
<td>8</td>
</tr>
<tr>
<td>2.4 Comments</td>
<td>9</td>
</tr>
<tr>
<td>Register Transfers</td>
<td>10</td>
</tr>
<tr>
<td>3.1 Structure Selectors</td>
<td>10</td>
</tr>
<tr>
<td>3.2 Transfers</td>
<td>12</td>
</tr>
<tr>
<td>3.3 Shift Operators</td>
<td>12</td>
</tr>
<tr>
<td>3.4 Arithmetic Expressions</td>
<td>14</td>
</tr>
<tr>
<td>3.5 Relational Expressions</td>
<td>15</td>
</tr>
<tr>
<td>Register Transfer Sequences</td>
<td>17</td>
</tr>
<tr>
<td>4.1 Blocks</td>
<td>17</td>
</tr>
<tr>
<td>4.2 Conditional Statements</td>
<td>17</td>
</tr>
<tr>
<td>4.3 Labelled Statements</td>
<td>19</td>
</tr>
<tr>
<td>4.4 The BAILOUT Operation</td>
<td>19</td>
</tr>
<tr>
<td>4.5 Statement-Lists</td>
<td>20</td>
</tr>
<tr>
<td>ISPL Programs</td>
<td>21</td>
</tr>
</tbody>
</table>

6 The Compiler Output ............................................. 24
6.1 Running the Compiler ............................................. 24
6.2 Example I - Listing ............................................. 25
6.3 Example I - Symbol Table ............................................. 25
6.4 Example I - Cross Reference ............................................. 28
6.5 Example I - Statement Table ............................................. 29

7 References ............................................................. 32

8 Appendix I - The Minicomputer Listing ............................................. 33

9 Appendix II - ISPL Reserved Keywords ............................................. 41

10 Appendix III - The XTOP10.REQ File ............................................. 42

11 Appendix IV - The Multiplier MACRO10 Format ............................................. 43

12 Appendix V - The SIMISP. REQ File ............................................. 46
12.1 The Statement Table ............................................. 46
12.2 The Symbol Table ............................................. 47
12.3 Table Diagrams ............................................. 48
A User's Guide to the ISPL Compiler

Mario R. Barbacci

Department of Computer Science
Carnegie-Mellon University
Pittsburgh, Pa.
ISPL Compiler: User’s Manual

ABSTRACT

The compiler described in this manual will translate programs written in a subset of ISP [Bell, 1971] into register transfer level instructions. The code thus generated could be used for the implementation of wiring list generators, simulators, or other Computer Aided Design applications. This manual describes the syntax and semantics of the language (ISPL) accepted by the compiler.

ACKNOWLEDGEMENTS

The compiler described here is an improved version of an original system implemented by S. Goldman and R. Scroggs. The syntax graph driving the compiler is generated using a program (GRPGEN) written by P. Karlton and R. Scroggs. This version of the manual reflects the modifications and improvements suggested by the users during the preparation of the ISP description of the candidate architectures for the Army/Navy CFA project. Special thanks are due to H. Elowitz (NRL), R. Gordon (NUSC), R. Howbrigg (NUSC), D. Siewiorek (CMU), and S. Zuckerman (NRL).
The Symbolic Manipulation of Computer Descriptions:
ISPL Compiler and Simulator

The Department of Computer Science at Carnegie-Mellon University is currently engaged in a research project exploring the uses of computer description languages in the automatic design of both software and hardware systems. This document describes a language, ISPL, based on the Instruction Set Processor notation of Bell&Newell [Bell,1971]. The language was designed as a tool for the description of instruction sets i.e. the architecture of a computer, and has been used extensively in a design automation project at CMU [Siewiorek,1976] and in the Army/Navy Computer Family Architecture Project.

Traditional computer description languages have been designed primarily for human communication and/or simulation. The SMCD [Barbacci,1974] project has the more ambitious goal of developing design automation tools which would permit the generation of machine-relative software, documentation, hardware modular design, program verification, simulation, and generation of microcode. As in any evolutionary project, preliminary results are necessarily short of the ultimate goal; thus at this point we can present two concrete systems: a compiler and a simulator. A machine-relative compiler-compiler is being investigated by a group under W. Wulf. An automatic generator of hardware modular specifications is being developed by a group under D. Siewiorek and A. Parker. Further studies of computer descriptive languages are being carried out by this author and others.

As indicated above, the systems described in this report have been used as part of the Army/Navy CFA project, sponsored by the Army Electronics Command and the Naval Research Laboratory. Part of the project involved the description, in ISPL, of three commercial architectures: The DEC PDP-11, the IBM /360,370, and the Interdata
8/32. These descriptions were used to collect statistics on the execution of a set of benchmark programs under the ISPL simulator. Although the simulator is not particularly fast, its interactive facilities allow very exact control and detailed analysis of the register transfer operations being performed during the fetch/decode/execute cycle of the machines. The simulator was not meant to be used as a software development tool (although in fact, some CFA benchmarks for the Interdata 8/32 were debugged under the simulator, it being more accessible at CMU than the real machine), it is rather an Architectural Design tool that allows the user to explore alternative instruction sets and to collect statistics on the performance of the architectures.

Mario R. Barbacci
August 2, 1976


1. Introduction

The ISP (for Instruction Set Processor) notation was developed for a text [Bell, 1971] to precisely describe the programming level of a computer in terms of its memory, instruction format, data types, data operations, and a set of interpretation rules.

The behavior of a processor is determined by the nature and sequence of its operations. This sequence is given by a set of bits in primary memory (a program) and a set of interpretation rules (usually in the central processor). Thus if we specify the nature of the operations and the rules of interpretation, the actual behavior of the processor depends on the initial conditions and a particular program.

Although the above format is commonly used to describe a digital computer, ISPL is not intended to force the user into a given description style; ISPL can be used to describe register transfer systems in general (digital computers are a subset of such systems, namely those systems that interpret an instruction set).

The subset of ISP implemented by the compiler under discussion contains a number of features that allow the user to describe a wide variety of digital systems: Pseudo register declarations, macros, and compound statements. For efficiency reasons, certain other features described in [Bell, 1971] are not implemented. Among these are: multidimensional memory arrays, parameterized procedures, multiple word access, and scattered bit access. However byte access is implemented.

An ISPL program consists of a description of the memory components (memories and registers) and a description of the behavior of the system. Memory components are defined in ISPL by a name and a description of their structure using brackets to
group the subcomponents along a given dimension. In the current implementation the only subcomponents allowed are memory words and bits (as subcomponents of memory words and registers). The behavior of the system is given by a set of register transfer statements. These statements can be performed in sequence or concurrently. In ISPL, concurrency of actions is the rule rather than the exception, and it is reflected in the use of ";" as a delimiter for lists of concurrent actions. Sequencing is expressed by using the term "next" as a delimiter for lists of sequential actions. Complex concurrent and sequential activities can be described in terms of simpler activities using "next", ";", "(" and ")" in an Algol-like block structure.

The ISPL compiler produces code for an idealized Register Transfer Machine. There are two types of instructions in the RTM: Data and Control instructions. Control instructions are used to sequence the operation of the machine. They contain instructions to START, STOP, BRANCH, DIVERGE into concurrent execution paths, etc. The Data instructions are used to define the Arithmetic and Logical operations among the registers of the machine. They are described in terms of a 3-address format:

\[ \text{destination} \leftarrow \text{source1} \ \text{operation} \ \text{source2} \]

The RTM code produced by the compiler is presented in two formats. The first format is simply a tabular listing intended primarily for human use. The second format is intended primarily for machine consumption. The human intended tabular representation could be digested by suitable string manipulating programs and stored into a more convenient machine format. Several reasons argued against this approach: depending on the language used, writting these interface programs might involve a non trivial amount of work. Worse yet, any format modification intended to help human readers will render these programs obsolete. The solution adopted was to produce
another copy of the RTM code directly into a machine understandable format. Thus the
version of the RTM code intended for machine use is created as a "program" using
MACRO-10 as the intermediate language. The format of these programs is described in
the appendices.
ISPL Compiler: User’s Manual

2. Declarations

There are two types of declarations in ISPL: Memory Declarations (explained in this section) are used to describe the structure of the registers and memories in a machine; Procedure Declarations (explained in later sections) are used to describe the behavior of the functional units in a machine.

2.1. Memories and Registers

Memory components are defined in ISPL by a name and a description of their structure. The number of subcomponents at each level of decomposition is given by a bracketed list of constants, much like an array declaration in Algol.

```
declaration-part ::= DECLARE declaration-list ERALCED
declaration-list ::= declaration |
declaration ::= declaration-list ; declaration |
memory-declaration |
memory-declaration :: := memory-declaration |
procedure-declaration |
procedure-declaration ::= identifier := ( statement-list ) |
memory-declaration ::= identifier structure-declaration |
structure-declaration ::= [ word-list ] < bit-list > | |
[ word-list ] < > | |
< bit-list > | |
< > |
word-list ::= name-list |
bit-list ::= name-list |
name-list ::= element-range |
name-list , element-range |
element-range ::= number | number : number
```

The declarations are given by a list of individual component declaration using ";" as delimiter. There are two types of memory declarations: 1) A definition of a physical component (physical declaration), and 2) A definition of a logical component (logical declaration) in terms of a previously declared (physical or logical) component. A logical declaration uses the "::=" operator to make an equivalence between two components.
Examples

A<15:0>  
Declares A as the name of a register 16 bits wide, named 15, ... 0 (from left to right). The "::" or range operator is used to denote an abbreviated list of subcomponent names.

Mp[0:4095]<0:11>  
Square brackets are used to specify those dimensions where the accessing is done through some "addressing" (switching) schema. The memory, Mp, consists of 4096 words, each of 12 bits, named (from left to right) 0,1,...11.

R<15,13,11,9:10>  
In general, the list of subcomponents along any dimension is given by a list of "names" for the individual subcomponents. Numbers used to name individual elements do not indicate relative position.

Mw[32767:0]<15:0>;  
Mb[65535:0]<7:0>::Mw[32767:0]<15:0>;  
Now the designer can use either Mw (the "word" memory) or Mb (the "byte" memory).

The only concession to the use of numbers as both names and position indicators is by using the range ("::") operator, whereby the abbreviated list consists of the bounds and all integers in between, with the implication that these consecutive numbers also name consecutive (from left to right) elements. The use of an empty bit-list (<>)) indicates a single, unnamed bit.

Undeclared variables or multiple declarations of a variable are, usually, non-fatal errors. The compiler will warn the user if this situation arises. The compiler compares the lengths (Nwords*Nbits) of the left and right hand sides of a logical declaration; if the lengths do not match a warning is issued.

2.2. Macros

A different type of declaration, the MACRO declaration, allows the designer to

abbreviate the description by naming often used strings of characters. The macro name can then be used instead of the full string. The format of a macro declaration is the following:

MACRO identifier := any-string-of-characters-not-containing-a-$-sign $

Macros are handled in its entirety by the lexical phase, thus the parser never "sees" a macro expansion. Macros can, therefore, be declared at any point in the description, not necessarily in the declaration part, and remain in effect until the end of the description.

Examples

MACRO SIGNBIT := ACC<0> $

The use of SIGNBIT some time later in the description is equivalent to using ACC<0>. Macros are strictly in-line string substitutions.

A macro can be defined in terms of other macros and the user should be careful to avoid a recursive definition which would create a non-terminating string replacement loop.

There are implementation dependent limits on the size of a macro string. If a macro declaration exceeds this limit (1000 characters at present) a warning will be issued. Results might be unpredictable if this situation occurs.

2.3. Identifiers and Constants

An identifier in ISPL is a string of letter, digits, and "."s, beginning with a letter; the "." is included as an identifier character for readability purposes. In the current implementation only the first 6 characters of an identifier are kept by the compiler. Identifiers must, therefore, differ in the first 6 characters for the compiler to distinguish them. The lexical phase accepts upper and lower case ASCII characters but
they are converted and stored internally as upper case characters. This is another limitation of the implementation.

For readability purposes, identifiers can be followed by a larger and more descriptive version of the identifier. This secondary identifier is treated like an inline comment by the lexical phase. The syntax for this extended identifier use is:

```
short.identifier\this.is.a.long.identifier
```

An extended identifier can be appended to a short identifier using the "\" character. Such compound identifiers are valid wherever an identifier is valid. Notice that this is not the same thing as an "alias", as described in the full language [Bell, 1971]. The secondary name is stripped by the lexical phase and the designer must use the primary name for identification purposes.

Constants are strings of digits, interpreted as a number in some base. The default base is 10 (i.e., constants are decimal numbers unless otherwise specified). Constants in base 8 (octal numbers) must be tagged with the character ", as in \#100 (decimal 64). Constants in base 2 (binary numbers) must be tagged with the character ", as in \'100 (decimal 4). Constants in base 16 (hexadecimal numbers) must be tagged with the character ", as in "A1 (decimal 161). The length of a constant is the minimum number of bits needed to represent it (i.e. leading 0's are stripped). The constant 0 is 1 bit long. The current implementation of the compiler limits constants to a maximum size of 35 bits.

2.4. Comments

Comments can be inserted in a description by preceeding the comment string with the character "!". All characters following the "!" until the end of the line are ignored.
3. Register Transfers

Register Transfers are used to describe the data operations on the memories and registers (the data components) of the system. The syntax of a transfer follows very closely that of most programming languages. The main difference is the use of some special operators and the use of a non-standard operator precedence to accommodate these new operators.

The operators act upon the components of the system by taking the data stored in some components (the inputs), operating (i.e., transforming) on the data, and storing the resulting data in some component (the output).

The data used by the operators is defined in terms of the components that contain it. Since the memories and registers are declared as structured components made out of words and bits, a structure selector is needed in order to access or store data.

3.1. Structure Selectors

\[
\begin{align*}
structure-selector & ::= \text{term} | \text{term} < \text{selector-range} > \\
term & ::= \text{number} | \text{memory-access} | ( \text{expression} ) \\
memory-access & ::= \text{identifier} [ ] \\
& \quad \text{identifier} [ \text{arithmetic-expression} ] \\
& \quad \text{identifier} [ \text{element-name} ] \\
element-name & ::= \text{number} \\
selector-range & ::= \text{bit} | \text{bit} : \text{bit} \\
binding & ::= \text{number}
\end{align*}
\]

The terms are the building blocks used in a register transfer expression. A term can be a constant, a memory-access (to select data stored in a memory or register), or an expression in parenthesis (thus allowing large and complex register transfer expressions).
A *structure-selector* is used to select parts of a *term* (i.e. to select bits of a register, a constant, or an expression). The nature of the register transfer operators requires that the operands be of homogeneous type (i.e., register-like) and length. Thus multiword memories must be accessed using an *arithmetic-expression* (the address calculation) enclosed in "[" and "]" to select one and only one word of the array.

The compiler compares the maximum value that the result of an address computation can have with the number of words declared for a memory. If the former exceeds the latter, a warning is issued.

When a *selector-range* is applied to a memory or register access term it must use the bit names used in the declaration. When it is applied to other types of term, whose structure has not been declared (i.e., constants and expressions), the bits of the term are implicitly named n, n-1, ..., 1, 0 (from left to right).

**Examples**

<table>
<thead>
<tr>
<th>ACC</th>
<th>Select the entire ACC register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mp[Pc]</td>
<td>Select the word whose address is contained in register Pc</td>
</tr>
<tr>
<td>ACC&lt;5&gt;</td>
<td>Select bit 5 of register ACC</td>
</tr>
<tr>
<td>Mp[R[INDEX]+DISPLACEMENT]&lt;0&gt;</td>
<td>Select bit 0 of the word whose address is given by the effective address calculation expression</td>
</tr>
<tr>
<td>(A&lt;7:0&gt;+B&lt;7:0&gt;)&lt;5:4&gt;</td>
<td>Select the 5th and 6th bits (from the right) of the result of the addition</td>
</tr>
</tbody>
</table>

Attempting to access undeclared bits of a register or memory word will result in a warning message. The compiler will then default the erroneous bit name to the leftmost bit of the declaration. When the selector range of a register or memory word attempts to switch the relative position of two bits, the compiler will switch the
selector range boundaries and issue a warning message. For instance, if X is declared as \( X<0:5> \), both \( X<2:3> \) and \( X<3:2> \) are equivalent terms but in the second case a warning is issued.

3.2. Transfers

Register transfers are used to modify the contents of the registers and memories. The syntax of a transfer is the following:

\[
\text{transfer} ::= \quad \text{memory-access} \leftarrow \text{arithmetic-expression} \\
\quad \text{memory-access} <\text{selector-range}> \leftarrow \text{arithmetic-expression}
\]

The use of a \( \text{selector-range} \) on the left hand side of the \( \leftarrow \) specifies a partial register (or memory word) modification; the non-selected bits are not disturbed. If the right hand side is shorter than the left hand side, the result is stored right justified and 0's are concatenated to its left to clear the high order bits of the left hand side. If the right hand side is larger than the left hand side truncation of the high order bits will occur (the compiler will issue a warning if this situation occurs).

The right hand side of a transfer is always an \text{arithmetic-expression}. The difference between an \text{arithmetic-expression} and an \text{expression} properly is in the use of relational operators, which are not allowed in the former. We will give more details in the subsection dealing with expressions.

3.3. Shift Operators

\[
\text{shift} ::= \quad \text{structure-selector} \\
\quad \text{structure-selector} \text{ shift-op } \text{structure-selector} \\
\text{shift-op} ::= \quad \uparrow \text{SL} \mid \uparrow \text{SR} \mid \uparrow \text{SL0} \mid \uparrow \text{SR0} \mid \uparrow \text{SL1} \mid \uparrow \text{SR1} \mid \uparrow \text{RL} \mid \uparrow \text{RR} \\
\text{concatenation} ::= \quad \oplus
\]
A shift is the first step in the hierarchy of register transfer operations, shift operators have the highest binding power (precedence). A shift always takes the following form:

left.operand shift-op right.operand

The meaning of the operators (all of them have the same precedence) is the following:

<table>
<thead>
<tr>
<th>OPERATOR</th>
<th>MEANING</th>
</tr>
</thead>
<tbody>
<tr>
<td>↑SL</td>
<td>Shift left the left.operand, one position, and insert the (rightmost bit of the) right.operand into the vacant position, dropping the leftmost bit of the left.operand. The length of the result is the same as the length of the left.operand. The result can be stored in a register or used as an operand when building complex expressions. The operator does not modify the left.operand, only the transfer operator (&quot;↑&quot;) can perform side effects.</td>
</tr>
<tr>
<td>↑SR</td>
<td>Shift right the left.operand, one position, and insert the (rightmost bit of the) right.operand into the vacant position, dropping the rightmost bit of the left.operand. The length of the result is the same as the length of the left.operand.</td>
</tr>
<tr>
<td>↑SL0</td>
<td>Shift left the left.operand the number of positions indicated by the value of the right.operand inserting 0's in the vacant positions and dropping the rightmost bits of the left.operand. The right.operand is treated as an unsigned integer. The result has the same length as the left.operand.</td>
</tr>
<tr>
<td>↑SR0</td>
<td>Similar to ↑SL0 but shifting right.</td>
</tr>
<tr>
<td>↑SL1</td>
<td>Similar to ↑SL0 but inserting 1's into the vacant positions.</td>
</tr>
<tr>
<td>↑SR1</td>
<td>Similar to ↑SL1 but shifting right.</td>
</tr>
<tr>
<td>↑RR</td>
<td>Rotate towards the right the left.operand by the number of positions indicated by the value of the right.operand. The length of the result is the same as the length of the left.operand.</td>
</tr>
<tr>
<td>↑RL</td>
<td>Similar to ↑RR but rotating left.</td>
</tr>
<tr>
<td>⊕</td>
<td>Concatenate the left.operand with the right.operand. This operator is included among the shift operators for symmetry reasons. The length of the result is the sum of the lengths of the operands.</td>
</tr>
</tbody>
</table>
3.4. Arithmetic Expressions

complement ::= shift | NOT shift
conjunction ::= complement | conjunction AND complement | conjunction EQV complement
disjunction ::= conjunction | disjunction OR conjunction | disjunction XOR conjunction
negation ::= disjunction | - disjunction | MINUS disjunction | + disjunction
factor ::= negation | factor * negation | factor / negation
sum ::= factor | sum - factor | sum MINUS factor | sum + factor
arithmetic-expression ::= sum

All logical operators (NOT, AND, EQV, OR, and XOR) operate on a bit by bit basis.

If the operands have unequal lengths the shortest operand is expanded (on the left) with 0's.

The arithmetic operators, with the exception of MINUS, operate on unsigned (pure magnitude) operands, the MINUS operator assumes a Two's Complement representation with a sign bit in the leftmost position. The main difference is in the padding used to match the length of their operands. The MINUS operator extends the sign of the shortest operand, the other operators use 0 as the padding character.

The length of the result of the infix operators "*", "-", and "MINUS" is one bit larger than the largest operand. The length of the result of the "+" operator is the sum of the lengths of the operands. The length of the result of the "/" operator is the same as the length of the left operand (the dividend).
3.5. Relational Expressions

In order to describe non-trivial systems, ISPL provides certain facilities to control the execution of the transfers. Thus certain transfers may or may not be executed depending on the result of some previous operation. These conditional activities are described in more detail in the following section. Here we are concerned with the basic data operators of the language, among which we include the relational operators used to build conditional expressions.

\[
\text{relation ::= arithmetic-expression |}\n\text{arithmetic-expression relop arithmetic-expression}\n\]

\[
\text{relop ::= EQL | NEQ | LSS | LEQ | GEQ | GTR | TST}\n\]

\[
\text{expression ::= relation}\n\]

Relational operators perform a test between their left and right operands. The result for all these operators, with the exception of TST, is a boolean value (TRUE or FALSE) which can be tested by one of the control operations defined in the following section. All relational operators treat the operands as unsigned integers. A 2's complement representation of a negative number will therefore look greater than a positive number of the same length.

The TST operator performs a logical subtraction of its operands and produces a result of 0, 1, or 2, indicating that the left operand is less than, equal to, or greater than the right operand, respectively.

Beware that relational operators have less precedence than logical and arithmetic operators, thus, the expression: A LSS B AND C GEQ D is parsed as: A LSS (B AND C) GEQ D which is syntactically incorrect. The proper way of writing the expression is: (A LSS B) AND (C GEQ D)

It was indicated before that the right hand side of a register transfer operation
(-) must be an arithmetic expression. This does not allow the use of relational operators. In order to use them on the right hand side of a transfer, the (relational) expression must be enclosed in parenthesis. This in effect transforms the (relational) expression into a term, a valid arithmetic-expression, e.g.:

    FLAG←(A NEQ B); ! Yields 0 or 1
    TVAL←1+(D TST E); ! Yields 1, 2, or 3
4. Register Transfer Sequences

The behavior of a digital system is described in ISPL by a list of statements. These statements can be build up from register transfers by using two special delimiters to indicate sequential or concurrent execution. Statement lists can be nested using parenthesis to build more complex statement lists. The syntax of the register transfer sequences is as follows:

\[
\begin{align*}
\text{statement-list} & := \parallel\text{statement-list} \mid \\
& \quad \text{BAILOUT identifier} \mid \\
& \quad \text{statement-list NEXT parallel-statement-list} \\
\text{parallel-statement-list} & := \parallel\text{labelled-statement} \mid \\
& \quad \text{parallel-statement-list ; labelled-statement} \\
\text{labelled-statement} & := \text{statement} \mid \\
& \quad \text{identifier := statement} \\
\text{statement} & := \text{conditional-execute} \mid \\
& \quad \text{conditional-decode} \mid \\
& \quad \text{block} \mid \\
& \quad \text{transfer} \mid \\
& \quad \text{identifier} \\
\text{conditional-execute} & := \text{( \text{IF expression => statement-list} )} \\
\text{conditional-decode} & := \text{( \text{DECODE expression => parallel-statement-list} )} \\
\text{block} & := \text{( statement-list )}
\end{align*}
\]

4.1. Blocks

Blocks are the simplest building tools to define complicated statements. A block is a statement-list enclosed in parenthesis:

\[
(A\leftarrow 0 \quad \text{NEXT} \quad A\leftarrow A \quad \text{OR} \quad B[X]<7:0> \quad ; \quad C\leftarrow C+1)
\]

4.2. Conditional Statements

There are two ways of specifying conditional activities. These are the conditional-decode and the conditional-execute statements:

\[
(\text{condition => statement(s)})
\]
where the conditions and their interpretation are as follows:

<table>
<thead>
<tr>
<th>CONDITION</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTERPRETATION</td>
</tr>
<tr>
<td>DECODE expression</td>
</tr>
<tr>
<td>IF expression</td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>
4.3. Labelled Statements

The statements described above can be identified with a label. This label is used to designate the starting point of the statement. The label of a statement can be used wherever a statement is valid. The interpretation given to the use of a label in the middle of a statement-list is the following:

1) If the label is associated with a procedure definition, it is interpreted as a call (invocation) of the procedure, unless the invocation occurs inside the definition of the procedure, in which case the invocation is interpreted as a jump to the starting point of the sequence (i.e. there are no recursive calls in ISP).

2) Other invocations are treated as jumps to the starting point of the sequence. In the current implementation, labels (and their sequences) need not be declared before they are used. Thus we can jump forward in the description.

A reserved label, STOP, is predeclared in the compiler. It can be used to indicate a jump to the end of the description.

4.4. The BAILOUT Operation

The BAILOUT operation provides a way to describe the handling of exceptional conditions that might occur during the fetching, decoding, and execution of instructions. This operation is in effect a super RETURN from a procedure when an exceptional condition arises. The BAILOUT operator is used together with the label of the procedure whose context we want to leave, i.e., BAILOUT returns across multiple levels of (dynamically) nested procedures. For instance:

Examples

\[ p1 := (\ldots \text{NEXT} (\text{IF } x \Rightarrow y+z \text{ NEXT BAILOUT } p2) \text{ NEXT} \ldots) \]

\[ p2 := (\ldots \text{NEXT } p1 \text{ NEXT } \ldots) \]

Main := (\ldots \text{NEXT } p2 \text{ NEXT } \ldots) \]

In the above example, procedure MAIN invokes procedure P2 which starts execution of procedure P1. At some point, P1 decides that some error has occurred (IF X => ...) and that only MAIN can handle the situation. The effect of "BAILOUT P2" is to terminate the execution of P1 and P2 and return to procedure MAIN, at the point were it invoked P2.

4.5. Statement-Lists

Statements, labelled or otherwise, can be used to describe a list of concurrent activities, a parallel-statement-list, using the ";" as delimiter. Parallel-statement-lists can be used to build sequences of activities or statement-lists, using the "next" operator as delimiter. Notice that the ";" when used to indicate concurrency has a higher precedence than the "next" used to indicate sequentiality. For instance, in the following statement-list: A+B ; C+D NEXT E=+F the transfers A+B and C+D are executed concurrently, and only when they are both completed will the locus of control pass to the next statement, the transfer E=+F.

One detail to keep in mind is that ISPL is a statement language, not an expression language (in the BLISS sense). In particular, there is no such thing as an empty or null sequence, thus sequences like: (A=B;) or A=B; NEXT C+D are invalid (the ";" must be followed by a statement). In some cases the compiler is capable of detecting the extra ";" and will eliminate it after warning the user.
5. ISPL Programs

As mentioned in the Introduction, an ISPL description consists of a set of component declarations, together with a description of the behavior of the (main) system:

\[ \text{ispl-program ::= identifier ::= ( declaration-part statement-list ) } \]

The above syntax indicates that ISPL programs look like labelled blocks, with a declaration-part, local to the body of the block.

**EXAMPLE**

\[
\begin{align*}
\text{MULT:} & \quad \text{(DECLARE} \\
& \text{MPD<15:0>;} \\
& \text{P<15:0>;} \\
& \text{C<15:0>;} \\
& \text{STEP ::= (DECODE P<0> => P=P+TSR 0; P=(P+MPD)<15:0> +TSR 0) } \\
& \text{ERALCED} \\
& \text{L0:= } \\
& \quad \{ \\
& \quad \text{C<8 NEXT} \\
& \quad \text{L1:= } \\
& \quad \quad \text{STEP NEXT} \\
& \quad \quad \text{C=(C-1)<15:0> NEXT} \\
& \quad \quad \text{(IF C NEQ 0 => L1)} \\
& \quad \} \\
\end{align*}
\]

The first example presents the ISPL description of a simple 8-bit multiplier using the shift-and-add algorithm. The multiplicand resides in the leftmost 8 bits of the MPD register. The multiplier resides in the rightmost 8 bits of the P register. The partial product is developed using all 16 bits of the P register. Additional details about the algorithm can be found in [Bell, 1972].

The description begins with the specification of the label for the program (MULTIPLIER). Labels are used in ISPL to identify activities so that they can be branched to, or used as subroutines.
The program itself is enclosed in parenthesis, and consists of two parts. The declarations and the specification of the behavior. The former are specified as a list of individual component declarations (multiplicand, multiplier/product, and step counter), and one procedure (STEP) which performs the basic multiplication operation, using the reserved identifiers DECLARE and ERALCED as brackets. The specification of the activities of the system is given as a list of two sequential steps. The first step (C=8) initialises the counter and the second is given by a labelled (L1) block of activities, this consists of a sequence of three steps. The first one performs the basic multiplication operation by calling the procedure; the second step decrements the counter; the third step tests the counter to see if the operation has been completed. If the value of the counter has not reached 0 then a jump to the label is indicated by using the label (L1) as an activity. If the counter is 0 then control flows out of the labelled statement and reaches the end of the program.

The basic multiplication operation is described using the DECODE control operation. It implements a 2-way branch depending on the value of the expression P<0>. The alternative paths selected by this operation are given as a list using the ";" as delimiter. The first path (P=P ‧SR 0) is selected if the value of the controlling expression (P<0>) is 0; the second path (P=(P+MPD) ‧SR 0) is selected if the value is 1. The operator ‧SR 0 represents a shift right inserting zero in the vacant position.
EXAMPLE

MINI:= (DECLARE MEMORY AND REGISTERS
M10=#377)<11:8>; MAIN MEMORY
2<7:0>; EFFECTIVE ADDRESS REGISTER
CACC<12:0>; 13 BIT ACCUMULATOR WITH CARRY POSITION
CARRY_BIT< : = CACC<12:0>;
SIGN_BIT< : = CACC<11:0>;
ACC<11:0>: = CACC<11:0>;
IR<11:8>; INSTRUCTION REGISTER
OP<11:9>: = IR<11:9>;
I.BIT<: = IR<8>;
ADDRESS<7:0>: = IR<7:0>;
10.BITS<7:0>: = IR<7:0>;
UCLASS< : = IR<7>;
L<7:0>; RETURN REGISTER
PC<7:0>; PROGRAM COUNTER
IO_REG<7:0>; INPUT-OUTPUT REGISTER
RUN<: ; RUN MODE
! PROCEDURE TO INCREMENT PROGRAM COUNTER
INCRPC:= (PC+<PC%1<7:0>) ! NOTE THAT PC WILL WRAP
ERALCED
START:= (DECLARE RUN =
   STOP; ! IF run=0
   (IR=MPG) NEXT INCRPC NEXT
   (DECLARE 1.BIT = 2-ADDRESS ; Z=M[ADDRESS]<7:0>) NEXT
   (DECLARE OP =) INSTRUCTION DECODING
   ACC-ACC AND M[2]; IAND
   CACC-ACC + M[2]; IAD (SETS CARRY BIT)
   (M[2]-ACC NEXT ACC<8>; IDCA
   (L=PC NEXT PC=Z) ; JSR
   PC=Z; IJMP
   IO_REG.IO.BITS; IOT
   (DECLARE UCLASS =
   (IF IR<6> => INCRPC) NEXT
   (IF IR<5> => ACC NOT ACC) NEXT
   (IF IR<4> => ACC<8) NEXT
   (IF IR<3> => CACC+ACC<1> NEXT ! (SETS CARRY BIT)
   (IF IR<2> => CACC+ACC<1> NEXT ! (SETS CARRY BIT IF BORROW)
   (IF IR<1> => ACC<15RS0 1) NEXT
   (IF IR<0> => ACC< ACC TSL0 1 ) END OF UCLASS=0
   (IF IR<0> => INCRPC) NEXT
   (IF IR<5> => PC+1) NEXT
   (IF IR<4> => PC-CACC<7:0>) NEXT
   (IF IR<3> => RUN=0) NEXT
   (IF (IR<2> AND SIGN_BIT) OR
   (IR<1> AND (ACC EQL 0)) OR
   (IR<0> AND (NOT SIGN_BIT)) => INCRPC)
   ) END OF UCLASS DECODING
   ) END OF INSTRUCTION DECODING
   ) END OF RUN=1 MODE
   ) NEXT END OF INSTRUCTION CYCLE
   )

START
6. The Compiler Output

The compiler produces a listing file (with extension LST) and an "object code" file (with extension RTM). The latter extension stands for Register Transfer Machine. In other words, the compiler produces code for some idealized machine which executes register transfer operations.

6.1. Running the Compiler

The following example shows a typical execution. The actual calling procedure may change from installation to installation. When the compiler starts executing it prompts the user for the ISP source file name. If there are any error messages they are printed on the user's terminal as well as in the listing file. When the compilation is done (the compiler types messages indicating the current phase it is executing) it automatically calls the MACRO10 assembler and passes to it the name of the RTM file. At the end of the assembly the user should have the following files (assume the ISP source is called X.ISP): X.LST, X.RTM, X.REL, as well as the X.ISP file, of course.

ru isp
Input File: mult.isp

ISP COMPILER Thursday 28 Jul 76 23:42:13 MULT.ISP(IN655MB25) PAGE 1
Parse Completed.
Optimization Completed.
Semantic Check and Output Follows
ISP: NO ERRORS DETECTED
23:43:57
MACRO: .MAIN
EXIT
6.2. Example I - Listing

The listing file reproduces the ISPL source program together with any warning and error messages. The listing file is organized in 4 parts: 1) The listing proper, 2) A cross-reference listing indicating the places in the RTM object code were the registers, memories, and labels are being used, 3) A symbol table listing containing all the user and system declared entities, together with their attributes, and 4) A statement table listing containing a readable version of the RTM object code.

[001] MULT :=
[002] (DECLARE NPR < 15:8 >;
[003] P < 15:8 >;
[004] C < 15:8 >;
[005] STEP := (DECIDE P < 8 > =) P + (P + MD) < 15:8 > TSR 0)
[006] ERALCED
[007] L0 :=
[008] C < 8 NEXT
[009] L1 :=
[010] STEP NEXT
[011] C < (C - 1) < 15:8 > NEXT
[012] (IF C NEQ 0 => L1)
[013] )
[014] )
[015] )
[016] )

6.3. Example I - Symbol Table

The compiler produced symbol table for the multiplier example is shown below. There is an entry (1 line) for each user or compiler declared component. These include memory components, labels, and constants. The INDEX column indicates the position in the symbol table of the entity. This index is used to represent the variables in the statement table.
The TYPE column describes the type of "variable" stored in a given entry of the symbol table. The valid types are: Memory Array (TYPE=1), Register (2), Constant (3), Label (4), Mask (5), Flag (6), Temporary register (7), and Temporary flag (10). The last two are used for compiler declared variables (for instance, temporary registers are declared in order to store partial results when evaluating expressions).

The FLAGS field contains information used by the compiler. It is displayed as part of the output mainly for debugging purposes (i.e. they show the status of the symbol table entry).

The DEF field is used to store a pointer to an associated symbol table entry. It is used when a memory component, say a register, is defined in terms of a previously declared memory component. For instance, we can declare:

```
INSTRUCTION REGISTER<15:0>;
OP CODE<3:0> := INSTRUCTION REGISTER<15:12>;
```

In the symbol table listing, the DEF field for OP CODE will point to a pseudo register declaration entry, corresponding to INSTRUCTION REGISTER<15:12>. The DEF field for the latter will point to the main declaration of INSTRUCTION REGISTER<15:0>.

If INSTRUCTION REGISTER had been mapped on top of another register or memory
declaration, the DEF fields will chain these definitions. (DEF defines a chain of
definitions, the last entry of which is always the main declaration).

The LBL (LaBeL) field associates with every user declared label, an integer used
by the compiler. This integer constitutes an internal label.

The BCNT and WCNT (Bit CouNT and Word CouNT, respectively) indicate the
number of bits and words for each memory and constant. (The count is given as an
octal number).

The PNAME (Print NAME) contains an identifier for each entry. For user
declared variables and labels it contains the identifier used in the program (truncated
to six characters). Constants are identified by their numeric value (octal). Masks are
represented as a pair of octal numbers. These indicate the left and rightmost bit
positions of the mask with respect to the right edge of the word (for instance, a binary
mask like 00011000 will appear as 4,3). System declared registers and flags are
given compiler generated names.

The last field of the symbol table, WORDS;BITS, contains the list of
subcomponents for each user declared memory or register. The list contains the bit
(word) names given in the declaration as well as the internal bit (word) names
generated and used for the compiler. The compiler generates a position dependent
internal bit (word) name which can be used to generate the proper subcomponent
accessing code. These position identifiers are indicated in parenthesis, next to the
user specified bit (or word) names.
### 6.4. Example 1 - Cross Reference

<table>
<thead>
<tr>
<th>INDEX</th>
<th>VAR</th>
<th>STATEMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>'C'</td>
<td>20 24 25 26</td>
</tr>
<tr>
<td>2</td>
<td>'L0'</td>
<td>33</td>
</tr>
<tr>
<td>3</td>
<td>'L1'</td>
<td>30 32</td>
</tr>
<tr>
<td>4</td>
<td>'MPD'</td>
<td>11</td>
</tr>
<tr>
<td>5</td>
<td>'MULT'</td>
<td>34</td>
</tr>
<tr>
<td>6</td>
<td>'P'</td>
<td>5 7 11 13</td>
</tr>
<tr>
<td>7</td>
<td>'STEP'</td>
<td>15 23</td>
</tr>
<tr>
<td>8</td>
<td>'STOP'</td>
<td>7 13 26</td>
</tr>
<tr>
<td>9</td>
<td>8 , 0</td>
<td>5</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>17 , 0</td>
<td>12 25</td>
</tr>
<tr>
<td>13</td>
<td>'XTAAA'</td>
<td>26 27</td>
</tr>
<tr>
<td>14</td>
<td>'XTAAA'</td>
<td>11 12 24 25</td>
</tr>
<tr>
<td>15</td>
<td>'XTAAA'</td>
<td>12 13</td>
</tr>
<tr>
<td>16</td>
<td>'XTAAA'</td>
<td>5 6</td>
</tr>
</tbody>
</table>
### 6.5. Example I - Statement Table

<table>
<thead>
<tr>
<th>INDEX</th>
<th>LABEL</th>
<th>FLAG</th>
<th>OPCODE</th>
<th>DEST</th>
<th>SOURCE1</th>
<th>SOURCE2</th>
<th>MERGE</th>
<th>PATHS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>'START '</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>16</td>
</tr>
<tr>
<td>1</td>
<td>'MULT '</td>
<td>1</td>
<td>'SMERGE'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 5)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>'ISP '</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>'STEP '</td>
<td>1</td>
<td>'SMERGE'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 7)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>'ISP '</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>5</td>
<td>'BYTE '</td>
<td>0</td>
<td>''XTRAAC''P</td>
<td>0 , 0</td>
<td>( 12)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 21)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>'BRANCH'</td>
<td>0</td>
<td>'XTRAAC'</td>
<td></td>
<td></td>
<td></td>
<td>14,11</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 21)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>'RSHFT '</td>
<td>0</td>
<td>''P ''P'</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 6)</td>
<td></td>
<td></td>
<td></td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>'JOIN'</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>14</td>
</tr>
<tr>
<td>11</td>
<td>'ADD'</td>
<td>0</td>
<td>''XTRAAC''P</td>
<td>'MPD'</td>
<td>( 4)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 17)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>'BYTE'</td>
<td>0</td>
<td>''XTRAAB''XTRAAB'</td>
<td>17 , 0</td>
<td>( 15)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 20)</td>
<td></td>
<td></td>
<td></td>
<td>17</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>'RSHFT '</td>
<td>0</td>
<td>''P ''XTRAAB'</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 6)</td>
<td></td>
<td></td>
<td></td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>'SMERGE'</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>15</td>
<td>'RETURN'</td>
<td>0</td>
<td>'STEP'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 7)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>'L0 '</td>
<td>1</td>
<td>'SMERGE'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>'ISP '</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>20</td>
<td>'MOVE '</td>
<td>0</td>
<td>''C '</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 1)</td>
<td></td>
<td></td>
<td></td>
<td>14</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>'L1 '</td>
<td>1</td>
<td>'SMERGE'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 3)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>'ISP '</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>5</td>
</tr>
<tr>
<td>23</td>
<td>'CALL '</td>
<td>0</td>
<td>'STEP '</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 7)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>'DECR '</td>
<td>0</td>
<td>''XTRAAC''C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 17)</td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>'BYTE '</td>
<td>0</td>
<td>''XTRAAC'</td>
<td>17 , 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 17)</td>
<td></td>
<td></td>
<td></td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>'NEQ '</td>
<td>0</td>
<td>''XTRAAC''C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 16)</td>
<td></td>
<td></td>
<td></td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>'IF '</td>
<td>0</td>
<td>''XTRAAC''</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>31,30</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 16)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>'JOIN '</td>
<td>4</td>
<td>'L1 '</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>21</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 3)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>'SMERGE'</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>'NOOP '</td>
<td>0</td>
<td>'L1 '</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>21</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 3)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>33</td>
<td>'NOOP '</td>
<td>0</td>
<td>'L0 '</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>16</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>34</td>
<td>'NOOP '</td>
<td>0</td>
<td>'MULT '</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 5)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>35</td>
<td>'STOP '</td>
<td>1</td>
<td>'STOP '</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( 10)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
The LABEL field is used to identify the individual statements.

The FLAGS field, as in the symbol table, is used internally by the compiler. In this particular example, the only flag shown indicates whether the label associated with the instruction was declared by the user (1) or by the compiler (0).

The OPR field contains the operation name. The meaning of most operations should be obvious from their names. Data operations are described as a 3-address assembly-like instruction. The source operands and the destination operand are indicated by their index into the symbol table (columns SRC1, SRC2, and DEST). The RBYTE operation is used to extract a byte from a register. The interpretation of the operation is the following: DESTINATION=SOURCE1<SOURCE2> where destination and source1 are of type register and source2 is a mask. Other non-obvious data operations (not shown in the example) are:

WBYTE (DESTINATION<SOURCE1<--SOURCE2),
READ (DESTINATION=SOURCE1[SOURCE2]), and
WRITE (DESTINATION[SOURCE1]=SOURCE2).

The RTM code uses at most three operands, thus an ISP statement like:
A=B[C]<1> compiles into two RTM operations. The first is a READ operation that loads a (compiler generated) temporary register with B[C]. The second operation is a RBYTE that extracts bit 1 of this temporary (the position of this bit is deduced from the declaration of B) and stores it into A. Control operations are slightly more complex. Serial Merge (SMERGEOP) operations are used as merging points for non-concurrent sequences. Parallel merge (PMERGEOP) operations are used as merging points for concurrent sequences. Branch (BRANCHOP) operators select one out of many alternative sequences. These sequences are identified by a list of the labels of their
entry points, given in the same order as the conditional statement in the original ISP. Diverge (DIVERGEOP) operations are used to initiate simultaneous, concurrent paths. These paths are, as in the branch operations, indicated by a list of labels.

Branch and Diverge operations also specify the label of the statement following the alternative or concurrent paths. That statement is the "merge" point for the different paths.

The join (JOIN) operator is used as an unconditional jump statement. It generally appears as the last statement of a path, and jumps to the appropriate merging point (a serial or parallel merge). The NOOP operation is used as a control operation. It is generated by the compiler to indicate the end of a block. The statement points to the entry point of the block.
7. References


8. Appendix I - The Minicomputer Listing

```
001 MINI:=(DECLARE MEMORY AND REGISTERS
002 M8:#377):=11:O; !MAIN MEMORY
002 2<7:8; !EFFECTIVE ADDRESS REGISTER
002 CACC<12:8; !13 BIT ACCUMULATOR WITH CARRY POSITION
002 CARRY.BIT< := CACC<12;
002 SIGN.BIT< := CACC<11;
002 ACC<11:8> := CACC<11:8>
002 IR<11:8> := INSTRUCTION REGISTER
002 OP<11:9> := IR<11:9>
002 1.BIT< := IR<8>
002 ADDRESS<7:0> := IR<7:0>
002 IO.BITS<7:0> := IR<7:0>
002 UCLASS< := IR<7>
002 L<7:0> := RETURN REGISTER
002 PC<7:0> := PROGRAM COUNTER
002 IO.REG<7:0> := INPUT-OUTPUT REGISTER
002 RUN< := RUN MODE
002 PROCEDURE TO INCREMENT PROGRAM COUNTER
002 INCRPC:=(PC+(PC+1)<7:8>) !NOTE THAT PC WILL WRAP
003 ERALCED
003 START:= (DECODE RUN =>
004 STOP; !If run=0
004 ( IR<-[PC] NEXT INCRPC NEXT
004 (DECODE I.BIT => ADDRESS; 2=M<ADDRESS<7:8>) NEXT
004 (DECODE OP => INSTRUCTION DECODING
004 ACC-ACC AND M<7:2>; !AND
004 CACC+ACC + M<7:2>; !YAD (SETS CARRY BIT)
004 (M<7:2>+M<7:2>)+<11:6> NEXT (IF M<7:2> EQL 0 => INCRPC); !ISZ
004 (M<7:2>ACC NEXT ACC<6>); !IDCR
004 (L<PC NEXT PC<7:2>); !JSR
004 PC<2>; !JUMP
004 IO.REG<IO.BITS>; !IOT
004 (DECODE UCLASS =>
004 (IF IR<6> => INCRPC) NEXT
004 (IF IR<5> => ACC< NOT ACC) NEXT
004 (IF IR<4> => ACC< NEXT
004 (IF IR<3> => CACC+ACC<1>) NEXT (IF M<7:2> EQL 0 => INCRPC) !SETS CARRY BIT)
004 (IF IR<2> => CACC+ACC<1> NEXT (IF M<7:2> EQL 0 => INCRPC) !SETS CARRY BIT IF BORROW)
004 (IF IR<1> => ACC< ACC<15>&81> NEXT
004 (IF IR<0> => ACC< ACC<15>&81>) NEXT; !END OF UCLASS=0
004 (IF IR<6> => INCRPC) NEXT
004 (IF IR<5> => PC<4> NEXT
004 (IF IR<4> => PC<4>ACC<17:8>) NEXT
004 (IF IR<3> => RUN<0> NEXT
004 (IF (IR<2> AND SIGN.BIT) OR
004 (IR<8> AND (ACC EQL 0)) OR
004 (IR<8> AND (NOT SIGN.BIT)) => INCRPC)
004 )
004 ) !END OF UCLASS DECODING
004 ) !END OF INSTRUCTION DECODING
004 ) !END OF RUN=1 MODE
004 ) NEXT !END OF INSTRUCTION CYCLE
004 START
```

33
<table>
<thead>
<tr>
<th>INDEX</th>
<th>TYPE</th>
<th>FLAGS</th>
<th>DEF</th>
<th>BLK</th>
<th>LBL</th>
<th>BCNT</th>
<th>WCNT</th>
<th>PNAME</th>
<th>WORDS</th>
<th>BITS</th>
<th>NAME(POSITION)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>10000000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>e</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>10010000</td>
<td>4</td>
<td>0</td>
<td>0</td>
<td>14</td>
<td>1</td>
<td>acc</td>
<td></td>
<td></td>
<td>&lt;0(13);13(0)&gt;</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>10010000</td>
<td>16</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>addr</td>
<td></td>
<td></td>
<td>&lt;0(7);7(0)&gt;</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>10100000</td>
<td>5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>cacc</td>
<td></td>
<td></td>
<td>&lt;13(0)&gt;</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>10100000</td>
<td>5</td>
<td>0</td>
<td>0</td>
<td>14</td>
<td>1</td>
<td>cacc</td>
<td></td>
<td></td>
<td>&lt;0(13);13(0)&gt;</td>
</tr>
<tr>
<td>5</td>
<td>2</td>
<td>10000000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>15</td>
<td>1</td>
<td>cacc</td>
<td></td>
<td></td>
<td>&lt;0(14);14(0)&gt;</td>
</tr>
<tr>
<td>6</td>
<td>2</td>
<td>10100000</td>
<td>5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>cacc</td>
<td></td>
<td></td>
<td>&lt;14(0)&gt;</td>
</tr>
<tr>
<td>7</td>
<td>2</td>
<td>10010000</td>
<td>6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>carry</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>2</td>
<td>10010000</td>
<td>15</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>i.bit</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>4</td>
<td>10001100</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>incrc</td>
<td></td>
<td></td>
<td>incr</td>
</tr>
<tr>
<td>12</td>
<td>2</td>
<td>10010000</td>
<td>20</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>io.bit</td>
<td>&lt;0(7);7(0)&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>2</td>
<td>10000000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>io.reg</td>
<td>&lt;0(7);7(0)&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>2</td>
<td>10100000</td>
<td>17</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>1</td>
<td>ir</td>
<td>&lt;11(2);13(0)&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>2</td>
<td>10100000</td>
<td>17</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>ir</td>
<td>&lt;10(0)&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>2</td>
<td>10100000</td>
<td>17</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>ir</td>
<td>&lt;0(7);7(0)&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>2</td>
<td>10000000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>14</td>
<td>1</td>
<td>ir</td>
<td>&lt;0(13);13(0)&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>2</td>
<td>10100000</td>
<td>17</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>ir</td>
<td>&lt;0(7);7(0)&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>2</td>
<td>10100000</td>
<td>17</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>ir</td>
<td>&lt;7(0)&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>2</td>
<td>10000000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>l</td>
<td>&lt;0(7);7(0)&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>1</td>
<td>10000000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>14</td>
<td>400</td>
<td>m</td>
<td>&lt;377(377);0(0)&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>2</td>
<td>10000000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>u</td>
<td>&lt;0(7);7(0)&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>4</td>
<td>10000100</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>mini</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>2</td>
<td>10010000</td>
<td>14</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>1</td>
<td>op</td>
<td>&lt;11(2);13(0)&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>2</td>
<td>10030000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>pc</td>
<td>&lt;0(7);7(0)&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>2</td>
<td>10000000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>run</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>2</td>
<td>10010000</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>signb</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>4</td>
<td>10000100</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>0</td>
<td>start</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>4</td>
<td>10000101</td>
<td>0</td>
<td>0</td>
<td>161</td>
<td>0</td>
<td>0</td>
<td>stop</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>33</td>
<td>2</td>
<td>10010000</td>
<td>21</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>uclass</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>34</td>
<td>2</td>
<td>10000000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>z</td>
<td>&lt;0(7);7(0)&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>35</td>
<td>5</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>36</td>
<td>3</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>37</td>
<td>3</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>5</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>41</td>
<td>5</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>42</td>
<td>5</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>43</td>
<td>5</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>5</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>45</td>
<td>5</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>6</td>
<td>6</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>46</td>
<td>5</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>7</td>
<td>7</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>47</td>
<td>5</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>14</td>
<td>0</td>
<td>13</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>58</td>
<td>10</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>tfrac</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>51</td>
<td>7</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>14</td>
<td>0</td>
<td>tfrac</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>52</td>
<td>7</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>15</td>
<td>0</td>
<td>tfrac</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>53</td>
<td>7</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>14</td>
<td>0</td>
<td>tfrac</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>54</td>
<td>7</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>tfrac</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>55</td>
<td>7</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>tfrac</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56</td>
<td>7</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>tfrac</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>57</td>
<td>7</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>11</td>
<td>0</td>
<td>tfrac</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>60</td>
<td>7</td>
<td>10000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>tfrac</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>INDEX</td>
<td>VAR</td>
<td>STATEMENTS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-------</td>
<td>-------</td>
<td>------------</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>'ACC'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>27</td>
<td>32 46 47 67 73 77 103</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>'ADDR'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>20</td>
<td>22</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>'CACC'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>32</td>
<td>77 103 130</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>'CARRY.'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>'I.BIT'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>17</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>'INCRPC'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>15 43 63 128 151</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>'I0.BIT'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>56</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>'I0.REG'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>56</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>'IR'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>61 65 71 75 101 105 111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>115 122 126 132 136 141 145</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>'L'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>51</td>
<td>124</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>'M'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>22 26 31 34 37 40 48</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>'MINI'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>160</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>'DP'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>25</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>'PC'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>6 15 51 52 54 124 130</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>'RUN'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>12</td>
<td>134</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>'SIGN.B'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>137</td>
<td>144</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>'START'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>156</td>
<td>157</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>'STOP'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>13</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>33</td>
<td>'UCLASS'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>60</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>34</td>
<td>'Z'</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>20</td>
<td>23 26 31 34 37 40 48</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>52 54</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>35</td>
<td>0, 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>111</td>
<td>145</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>36</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>41</td>
<td>140</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38</td>
<td>107</td>
<td>113</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>1, 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

35
### ISPL Compiler: User's Manual

<table>
<thead>
<tr>
<th></th>
<th>105</th>
<th>141</th>
</tr>
</thead>
<tbody>
<tr>
<td>41</td>
<td>2, 2</td>
<td>101</td>
</tr>
<tr>
<td>42</td>
<td>3, 3</td>
<td>136</td>
</tr>
<tr>
<td>43</td>
<td>4, 4</td>
<td>71</td>
</tr>
<tr>
<td>44</td>
<td>5, 5</td>
<td>122</td>
</tr>
<tr>
<td>45</td>
<td>6, 6</td>
<td>65</td>
</tr>
<tr>
<td>46</td>
<td>7, 0</td>
<td>23</td>
</tr>
<tr>
<td>47</td>
<td>13, 0</td>
<td>130</td>
</tr>
<tr>
<td>50</td>
<td>'ZTFAN' 41</td>
<td>42</td>
</tr>
<tr>
<td>51</td>
<td>'ZTRAAN' 22</td>
<td>23</td>
</tr>
<tr>
<td>52</td>
<td>'ZTRAB' 35</td>
<td></td>
</tr>
<tr>
<td>53</td>
<td>'ZTRAC' 36</td>
<td></td>
</tr>
<tr>
<td>54</td>
<td>'ZTRAM' 61</td>
<td></td>
</tr>
<tr>
<td>55</td>
<td>'ZTRAE'</td>
<td></td>
</tr>
<tr>
<td>56</td>
<td>'ZTRAFF'</td>
<td></td>
</tr>
<tr>
<td>57</td>
<td>'ZTRAF'</td>
<td></td>
</tr>
<tr>
<td>58</td>
<td>'ZTRAFF'</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>141</th>
</tr>
</thead>
<tbody>
<tr>
<td>55</td>
<td>142</td>
</tr>
<tr>
<td>56</td>
<td>143</td>
</tr>
<tr>
<td>57</td>
<td>144</td>
</tr>
<tr>
<td>58</td>
<td>146</td>
</tr>
<tr>
<td>59</td>
<td>146 147</td>
</tr>
<tr>
<td>INDEX</td>
<td>LABEL</td>
</tr>
<tr>
<td>-------</td>
<td>-------</td>
</tr>
<tr>
<td>0</td>
<td>'START'</td>
</tr>
<tr>
<td>1</td>
<td>'MINI'</td>
</tr>
<tr>
<td>2</td>
<td>'ISP'</td>
</tr>
<tr>
<td>3</td>
<td>'INCRPC'</td>
</tr>
<tr>
<td>4</td>
<td>'ISP'</td>
</tr>
<tr>
<td>5</td>
<td>'INCRPC'</td>
</tr>
<tr>
<td>6</td>
<td>'RBYTE'</td>
</tr>
<tr>
<td>7</td>
<td>'RETURN'</td>
</tr>
<tr>
<td>8</td>
<td>'START'</td>
</tr>
<tr>
<td>9</td>
<td>'ISP'</td>
</tr>
<tr>
<td>10</td>
<td>'BRANCH'</td>
</tr>
<tr>
<td>11</td>
<td>'JOIN'</td>
</tr>
<tr>
<td>12</td>
<td>'READ'</td>
</tr>
<tr>
<td>13</td>
<td>'CALL'</td>
</tr>
<tr>
<td>14</td>
<td>'JOIN'</td>
</tr>
<tr>
<td>15</td>
<td>'MOVE'</td>
</tr>
<tr>
<td>16</td>
<td>'READ'</td>
</tr>
<tr>
<td>17</td>
<td>'RBYTE'</td>
</tr>
<tr>
<td>18</td>
<td>'SMERGE'</td>
</tr>
<tr>
<td>19</td>
<td>'BRANCH'</td>
</tr>
<tr>
<td>20</td>
<td>'READ'</td>
</tr>
<tr>
<td>21</td>
<td>'AND'</td>
</tr>
<tr>
<td>22</td>
<td>'JOIN'</td>
</tr>
<tr>
<td>23</td>
<td>'READ'</td>
</tr>
<tr>
<td>24</td>
<td>'ADD'</td>
</tr>
<tr>
<td>25</td>
<td>'JOIN'</td>
</tr>
<tr>
<td>26</td>
<td>'READ'</td>
</tr>
<tr>
<td>27</td>
<td>'ADD'</td>
</tr>
<tr>
<td>28</td>
<td>'JOIN'</td>
</tr>
<tr>
<td>29</td>
<td>'READ'</td>
</tr>
<tr>
<td>30</td>
<td>'INCR'</td>
</tr>
<tr>
<td>31</td>
<td>'RBYTE'</td>
</tr>
</tbody>
</table>

37
(53)(52)(47)
(23)(34)(53)
(51)(23)(34)
(50)(51)(36)
44,44,43
44
45
154
46
154
(23)(34)(1)
47
154
50
154
51
(22)(26)
52
(26)(34)
53
154
54
(26)(34)
55
154
56
(13)(12)
57
154
58
153 61,116
33
(33)
59
46,63
61
54)(17)(45)
62
64,83
63
3
11
64
154
65
(54)(17)(44)
66
70,67
67
11(1)
68
70,67
69
(54)(17)(43)
71
74,73
72
(54)
73
(1)
74
3,3
75
(54)(17)(42)
<table>
<thead>
<tr>
<th>INDEX</th>
<th>LABEL</th>
<th>FLAG</th>
<th>_OPCODE</th>
<th>DEST</th>
<th>SOURCE1</th>
<th>SOURCE2</th>
<th>MERGE</th>
<th>PATHS</th>
</tr>
</thead>
<tbody>
<tr>
<td>76</td>
<td></td>
<td>0</td>
<td>'IF'</td>
<td>'XTRAND'</td>
<td>100</td>
<td>100,77</td>
<td></td>
<td></td>
</tr>
<tr>
<td>77</td>
<td></td>
<td>0</td>
<td>'INCR'</td>
<td>'CACC'</td>
<td>'ACC'</td>
<td>(54)</td>
<td>(1)</td>
<td></td>
</tr>
<tr>
<td>100</td>
<td></td>
<td>0</td>
<td>'SMERGE'</td>
<td></td>
<td>104</td>
<td>104,103</td>
<td></td>
<td></td>
</tr>
<tr>
<td>101</td>
<td></td>
<td>0</td>
<td>'RBYTE'</td>
<td>'XTRAND'</td>
<td>'IR'</td>
<td>2, 2</td>
<td>(54) (17) (41)</td>
<td></td>
</tr>
<tr>
<td>102</td>
<td></td>
<td>0</td>
<td>'IF'</td>
<td>'XTRAND'</td>
<td>104</td>
<td>104,103</td>
<td></td>
<td></td>
</tr>
<tr>
<td>103</td>
<td></td>
<td>0</td>
<td>'DECR'</td>
<td>'CACC'</td>
<td>'ACC'</td>
<td>(54)</td>
<td>(1)</td>
<td></td>
</tr>
<tr>
<td>104</td>
<td></td>
<td>0</td>
<td>'SMERGE'</td>
<td></td>
<td>104</td>
<td>104,104</td>
<td></td>
<td></td>
</tr>
<tr>
<td>105</td>
<td></td>
<td>0</td>
<td>'RBYTE'</td>
<td>'XTRAND'</td>
<td>'IR'</td>
<td>1, 1</td>
<td>(54) (17) (48)</td>
<td></td>
</tr>
<tr>
<td>106</td>
<td></td>
<td>0</td>
<td>'IF'</td>
<td>'XTRAND'</td>
<td>118</td>
<td>118,107</td>
<td></td>
<td></td>
</tr>
<tr>
<td>107</td>
<td></td>
<td>0</td>
<td>'RSHTF'</td>
<td>'ACC'</td>
<td>'ACC'</td>
<td>(54)</td>
<td>(1)</td>
<td>(37)</td>
</tr>
<tr>
<td>110</td>
<td></td>
<td>0</td>
<td>'SMERGE'</td>
<td></td>
<td>110</td>
<td>110,107</td>
<td></td>
<td></td>
</tr>
<tr>
<td>111</td>
<td></td>
<td>0</td>
<td>'RBYTE'</td>
<td>'XTRAND'</td>
<td>'IR'</td>
<td>0, 0</td>
<td>(54) (17) (35)</td>
<td></td>
</tr>
<tr>
<td>112</td>
<td></td>
<td>0</td>
<td>'IF'</td>
<td>'XTRAND'</td>
<td>114</td>
<td>114,113</td>
<td></td>
<td></td>
</tr>
<tr>
<td>113</td>
<td></td>
<td>0</td>
<td>'LSHTF'</td>
<td>'ACC'</td>
<td>'ACC'</td>
<td>(54)</td>
<td>(1)</td>
<td>(37)</td>
</tr>
<tr>
<td>114</td>
<td></td>
<td>0</td>
<td>'SMERGE'</td>
<td></td>
<td>114</td>
<td>114,113</td>
<td></td>
<td></td>
</tr>
<tr>
<td>115</td>
<td></td>
<td>0</td>
<td>'JOIN'</td>
<td></td>
<td>115</td>
<td>153</td>
<td></td>
<td></td>
</tr>
<tr>
<td>116</td>
<td></td>
<td>0</td>
<td>'RBYTE'</td>
<td>'XTRAND'</td>
<td>'IR'</td>
<td>6, 6</td>
<td>(54) (17) (46)</td>
<td></td>
</tr>
<tr>
<td>117</td>
<td></td>
<td>0</td>
<td>'IF'</td>
<td>'XTRAND'</td>
<td>121</td>
<td>121,120</td>
<td></td>
<td></td>
</tr>
<tr>
<td>120</td>
<td></td>
<td>0</td>
<td>'CALL'</td>
<td>'INCRPC'</td>
<td>120</td>
<td>120</td>
<td></td>
<td></td>
</tr>
<tr>
<td>121</td>
<td></td>
<td>0</td>
<td>'SMERGE'</td>
<td></td>
<td>121</td>
<td>121,120</td>
<td></td>
<td></td>
</tr>
<tr>
<td>122</td>
<td></td>
<td>0</td>
<td>'RBYTE'</td>
<td>'XTRAND'</td>
<td>'IR'</td>
<td>5, 5</td>
<td>(54) (17) (44)</td>
<td></td>
</tr>
<tr>
<td>123</td>
<td></td>
<td>0</td>
<td>'IF'</td>
<td>'XTRAND'</td>
<td>123</td>
<td>123,123</td>
<td></td>
<td></td>
</tr>
<tr>
<td>124</td>
<td></td>
<td>0</td>
<td>'MOVE'</td>
<td>'PC'</td>
<td>'L'</td>
<td>(54)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>125</td>
<td></td>
<td>0</td>
<td>'SMERGE'</td>
<td></td>
<td>125</td>
<td>125,125</td>
<td></td>
<td></td>
</tr>
<tr>
<td>126</td>
<td></td>
<td>0</td>
<td>'RBYTE'</td>
<td>'XTRAND'</td>
<td>'IR'</td>
<td>4, 4</td>
<td>(54) (17) (43)</td>
<td></td>
</tr>
<tr>
<td>127</td>
<td></td>
<td>0</td>
<td>'IF'</td>
<td>'XTRAND'</td>
<td>127</td>
<td>127,127</td>
<td></td>
<td></td>
</tr>
<tr>
<td>130</td>
<td></td>
<td>0</td>
<td>'RBYTE'</td>
<td>'PC'</td>
<td>'CACC'</td>
<td>(54)</td>
<td>(26)</td>
<td>(5)</td>
</tr>
<tr>
<td>131</td>
<td></td>
<td>0</td>
<td>'SMERGE'</td>
<td></td>
<td>131</td>
<td>131,131</td>
<td></td>
<td></td>
</tr>
<tr>
<td>132</td>
<td></td>
<td>0</td>
<td>'RBYTE'</td>
<td>'XTRAND'</td>
<td>'IR'</td>
<td>3, 3</td>
<td>(54) (17) (42)</td>
<td></td>
</tr>
<tr>
<td>133</td>
<td></td>
<td>0</td>
<td>'IF'</td>
<td>'XTRAND'</td>
<td>133</td>
<td>133,133</td>
<td></td>
<td></td>
</tr>
<tr>
<td>134</td>
<td></td>
<td>0</td>
<td>'CLEAR'</td>
<td>'RUN'</td>
<td></td>
<td>(26)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

39
<table>
<thead>
<tr>
<th>INDEX</th>
<th>LABEL</th>
<th>FLAG</th>
<th>OPCODE</th>
<th>DEST</th>
<th>SOURCE1</th>
<th>SOURCE2</th>
<th>MERGE</th>
<th>PATHS</th>
</tr>
</thead>
<tbody>
<tr>
<td>135</td>
<td>'SMERGE'</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>136</td>
<td>'RBYTE ''XRAAD''IR '</td>
<td>2, 2</td>
<td>( 54)</td>
<td>( 17)</td>
<td>( 41)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>137</td>
<td>'AND ' ''XRAAD''XRAAD''SIGN.B'</td>
<td>( 54) ( 54) ( 54)</td>
<td>( 30)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>140</td>
<td>'EOL ' ''XFAAR''ACC '</td>
<td>0</td>
<td>( 50)</td>
<td>( 1)</td>
<td>( 36)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>141</td>
<td>'RBYTE ' ''XTRAEE''IR '</td>
<td>1, 1</td>
<td>( 55)</td>
<td>( 17)</td>
<td>( 40)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>142</td>
<td>'AND ' ''XTRAEE''XTRAEE''XFAAR''</td>
<td>( 55) ( 55) ( 55)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>143</td>
<td>'OR ' ''XRAAD''XRAAD''XTRAEE'</td>
<td>( 54) ( 54) ( 55)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>144</td>
<td>'NOT ' ''XRAAF''SIGN.B'</td>
<td>( 56)</td>
<td>( 30)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>145</td>
<td>'RBYTE ' ''XRAAH''IR '</td>
<td>0, 8</td>
<td>( 60)</td>
<td>( 17)</td>
<td>( 35)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>146</td>
<td>'AND ' ''XRAAH''XRAAH''XRAAF'</td>
<td>( 60) ( 60) ( 56)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>147</td>
<td>'OR ' ''XRAAD''XRAAD''XRAAH'</td>
<td>( 54) ( 54) ( 60)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>150</td>
<td>'IF ' ''XRAAD'</td>
<td>152 152 151</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( 54)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>151</td>
<td>'CALL ' ''INCRPC'</td>
<td>3</td>
<td>( 11)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>152</td>
<td>'SMERGE'</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>153</td>
<td>'SMERGE'</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154</td>
<td>'SMERGE'</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>155</td>
<td>'SMERGE'</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>156</td>
<td>'NOOP ' 'START'</td>
<td>10</td>
<td>( 31)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>157</td>
<td>'JOIN ' 'START'</td>
<td>10</td>
<td>( 31)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>160</td>
<td>'NOOP ' 'MINI'</td>
<td>1</td>
<td>( 24)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>161</td>
<td>'STOP ' 'STOP'</td>
<td>1</td>
<td>( 32)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
9. Appendix II - ISPL Reserved Keywords

The following keywords and identifiers are reserved in the language:

AND
BAILOUT
DECLARE
DECODE
DELAY  (not described in this manual)
EQL
EQV
ERALCED
GEQ
GTR
IF
LSS
LEQ
MACRO
MINUS
NEQ
NEXT
NOT
OR
STOP
TST
WAIT  (not described in this manual)
XOR
10. Appendix III - The XTOP10.REQ File

XTTESTOP=#200, XTELOP=#201, XTNEQOP=#202, XTLSHOP=#203, XTLEQOP=#204, XTGEQOP=#205, XTGTROP=#206, XTMOVOP=#210, XCTCLEAROP=#211, XCTNOP=#212, XTBYTEOP=#213, XTBBYTEOP=#214, XTREADOP=#220, XTWRITEOP=#221, XTLMROTOP=#226, XTXRROTOP=#227, XTNOTOP=#230, XTINCROP=#231, XTDICROP=#232, XTLSHTOP=#233, XTRSHFTOP=#234, XTANDTOP=#235, XTOROP=#236, XTXOROP=#241, XTEQTOP=#242, XTTADDOP=#243, XTSUBTOP=#244, XTLSHT10P=#245, XTRSHT10P=#246, XTLSHT8OP=#247, XTTRSHT8OP=#250, XTCONCOP=#251, XTNEGOP=#252, XTSUBMOP=#253, XTSMULTOP=#308, XTDIVOP=#381, XTIFOP=#353, XTRETURNOP=#351, XTISPOP=#352, XTPJOINOP=#359, XTBL JOINOP=#361, XCTAVOP=#363, XTJOINOP=#365, XTBRANCHOP=#371, XTIDIVERGEOP=#372, XTSMERGEOP=#373, XTPHTRIDGEOP=#374, XTSTARTOP=#376, XTSTOPOP=#377,
11. Appendix IV - The Multiplier MACRO10 Format

Another version of the RTM code intended for machine consumption consists of a MACRO10 program in which all the information in the symbol and statement tables is encoded as MACRO10 statements (all of which are in fact, data definition statements).

In order to understand the RTM file (the ISP and listing files associated with this example were described previously, in the section describing the compiler output), the reader should have a working knowledge of BLISS10, enough to understand the SIMISP.REQ file describing the structure of the MACRO10 statements. The SIMISP.REQ file is given after the example.

;ARF ISP COMPILER - JUNE 1976
TWOSEG
INTERN SYTABL,STTABL,SYTOP,STTOP,ISPTII
INTERN ISPFM,ISPEXT,ISPORT,ISPTIM,ISPPN,ISPVIR
RELOC 400000
7B0005: EXP 0,17,17,0,-1
7B0007: EXP 0,17,17,0,-1
7B0001: EXP 0,17,17,0,-1
$00025: EXP 27,26
$00026: EXP 7,11
RELOC 0

SYTABL:
BYTE  (9)0,200(18)0,8,0,8,0,0,0(36)'e
BYTE  (9)2,200(18)0,8,20,0,78808(36)'C
BYTE  (9)4,204(18)0,17,0,0,0(36)'L1
BYTE  (9)2,200(18)0,8,20,0,78808(36)'CPD
BYTE  (9)4,204(18)0,1,0,0,0(36)'MULT
BYTE  (9)2,200(18)0,8,20,0,78808(36)'P
BYTE  (9)4,214(18)0,3,0,0,0(36)'STEP
BYTE  (9)4,205(18)0,32,0,0,0(36)'STOP
BYTE  (9)5,201(18)0,0,1,0,0(36)
BYTE  (9)3,201(18)0,0,1,0,0(36)
BYTE  (9)3,201(18)0,0,1,0,0(36)
BYTE  (9)3,201(18)0,0,1,0,0(36)
BYTE  (9)3,201(18)0,0,1,0,0(36)
BYTE  (9)3,201(18)0,0,1,0,0(36)
BYTE  (9)3,201(18)0,0,1,0,0(36)
BYTE  (9)5,201(18)0,0,20,0,0(36)1780000
BYTE  (9)18,201(18)0,0,1,0,0(36)'SFRAA'
BYTE  (9)7,201(18)0,0,21,0,0(36)'STRAA'
BYTE  (9)7,201(18)0,0,20,0,0(36)'XTAB'
BYTE  (9)7,201(18)0,0,1,0,0(36)'XTRAC'

STTABL:
BYTE  (9)0,376(18)2361(12)0,8,0(18)0,16,0,0
BYTE  (9)1,373(18)5261(12)0,8,0(18)0,0,0,4
BYTE  (9)0,352(18)4301(12)0,0,0(18)0,2,0,0
BYTE  (9)1,373(18)5261(12)0,0,0(18)0,0,0,6
BYTE  (9)0,352(18)4301(12)0,0,0(18)0,3,0,0
The MACRO10 program starts by declaring certain symbols to be accessible to separately compiled modules. This is done with the INTERN MACRO10 operator. The symbols in question are the base address for the symbol and statement tables and the number of entries in each table (actually the index of the last entry, the first entry has index 0). The user therefore can access the symbol table entries between SYTABL[0,<fieldname>] and SYTABL[@SYTOP,<fieldname>] and the statement table entries between STTABL[0,<fieldname>] and STTABL[@STTOP,<fieldname>].

The MACRO10 program is divided in two segments, the high segment contains the bit and word lists of the symbol table, as well as the label lists of the statement table. The low segment contains the symbol and statement tables properly.

The bit and word lists are declared as a list of expressions, using the EXP MACRO10 operation, each element of the list takes a full word on the PDP-10. Each bit and word list is identified by a label of the form %Bnnnn for bit lists and %Wnnnn for word lists were nnnn is the index of the symbol table associated with the bit/word list. Every element of a bit/word list appears as a pair of consecutive elements in the EXP statement. The first (odd) element is the bit/word name. The second (even) element is the bit/word position. The bit/word list ends with a -1 as a bit/word name element.

The statement table label lists appear as lists of expressions, again using the EXP operation. These lists are identified by a label of the form $nnnn were nnnnn is the index of the statement table associated with the label list. There is no need for a special list terminator, the statement table entry contains a count or vector length for its label list, if any.
12. Appendix V - The SIMISP.REQ File

12.1. The Statement Table

MACRO
STFLAGS=0,27,9$,
STOPERATION=0,18,2$,  \*ASSORTED FLAGS FOR THE STATEMENT
STARPON=0,8,18$, \* ARF OPERATION CODE
STDESTINATION=1,24,12$, \*DESTINATION VARIABLE SYMBOL TABLE INDEX
STSOURCE=1,12,12$, \*SOURCE\1 VARIABLE SYMBOL TABLE INDEX
STSOURCE2=1,8,12$, \*SOURCE\2 " " "
STCOUNT=2,18,18$, \*NUMBER OF ELEMENTS IN STSLIST.
STLABEL=3,0,18$, \*SYMBOL TABLE INDEX OR 0.
STMERGELABEL=2,0,18$, \*LABEL OF THE ASSOC. MERGE STATEMENT FOR
STDIVERGE \*XTBRANCH AND XCTCALL OPS.
STSTATEMENT=3,18,18$, \*LABEL OF ASSOC. STATEMENT FOR XCTCALL.
STSLIST=3,18,18$; \*POINTER TO VECTOR OF SUCCESSOR STATEMENTS.
STSUCCESS STRUCT IS MAPPED ONTO THE VECTOR
BIND
I THE STTABLE FLAGS
STUSERLAB=108, \*STATEMENT LABEL WAS DECLARED BY USER
STBREAK=111, \*BREAK FLAG. SIMULATOR BREAKS AFTER FLAGGED
STTARGET=112, \*STATEMENTS ARE EXECUTED
STTARGET=112, \*TRACE FLAG. SIMULATOR WILL PRINT VARIABLES
STRECORD=113, \*AFTER EXECUTION.
STIGNORED=114, \*FLAGS DIVERGE, MERGE AND ASSOC. JOINS AS
STSTOP=115, \*DELETED STATEMENTS!!
STTALLY=115, \*DISABLES READ/WRITE/ACCESS TALLY
STTALLY=115, \*ADD ANY OTHER FLAGS YOU LIKE
BIND
STENTRYSIZE=4$; \*4 WORDS/ENTRY

STRUCTURE STSTRUCTURE (INDEX,WORD,P,S)= (STSTATEMENT* INDEX*STENTRYSIZE*.WORD)<P,..S>

EXTERNAL STSTRUCTURE STTABLE; \*THE STATEMENT TABLE
EXTERNAL STTOP; \*THE INDEX OF THE LAST STTABLE ENTRY (STARTING FROM 0)

MACRO
STSUCLABEL=18,18$, \*THE SUCCESSOR LABEL
STSUINDEX=8,18$; \*THE SUCCESSOR INDEX

STRUCTURE STSUCCESS (WORD,P,S)= (STSUCCESS .WORD)<P,..S>
12.2. The Symbol Table

MACRO
SYSTYPE=0,27,9$, !ENTRY TYPE (1=MEMORY,2=REGISTER,3=CONSTANT,
 |4=LABEL, 5=MASK, 6=FLAG, 7=REGISTER, #8=TFLAG) (IN
SYFLAGS=0,18,9$, !ASSORTED FLAGS FOR THE ENTRY
SYDEFINITION=0,0,18$, !INDEX OF ASSOCIATED ENTRY. USED FOR REG-DEFINITIONS
SYLABEL=1,18,18$, !INTERNAL STATEMENT TABLE INDEX FOR ENTRIES OF TYPE=4
SYBITCNT=1,0,18$, !NUMBER OF BITS/WORD OR CONSTANT LENGTH
SYWORDPTR=2,18,18$, !POINTER TO WORD LIST (ONLY FOR TYPE=1)
SYBITPTR=2,0,18$, !POINTER TO BIT LIST (ONLY FOR TYPE=1 OR 2)
SYNAME=3,0,36$, !SIXBIT STRING FOR VARIABLES, VALUE FOR
SYWORDCNT=4,0,36$, !NUMBER OF WORDS (ONLY FOR TYPE=1)

BIND
SYENTRYSIZE=5, !5 WORDS/ENTRY
SYSYSTEMVAR=110, !SYSTEM DECLARED VAR. (TYPE=3,5,7,#10)
SYBREAK=111, !BREAK FLAG. USED ONLY FOR LABELS.
SYTRACE=112, !TRACE FLAG. SIMULATOR TELLS AFTER VARIABLE IS WRITTEN INTO.
SYPRIMARY=114, !INDICATES VAR. IS LEFT HALF OF REG-DEFINITION
SYSECONDARY=115, !INDICATES VAR. IS RIGHT HALF OF REG-DEFINITION
SYBITADDRESS=116, !INDICATES STORAGE IS BIT ADDRESSABLE
SYMEMORY=1, !FOR SYTYPE ABOVE
SYREGISTER=2, ! " "
SYCONSTANT=3, ! " "
SYLABEL=4, ! " "
SYMASK=5, ! " "
SYFLAG=6, ! " "
SYREGISTER=7, ! " "
SYFLAG=8, ! " "

STRUCTURE SYSTRUCTURE [INDEX,WORD,P,S] = {.SYSTRUCTURE.*INDEX*SYENTRYSIZE*WORD}..P..S;

EXTERNAL SYSTRUCTURE SYTABLE; !THE SYMBOL TABLE
EXTERNAL SYTOP; !THE NUMBER OF ENTRIES -1 (I.E. MAX INDEX)

STRUCTURE IVECTOR [INDEX] = (IVECTOR..INDEX)<0,36>;

EXTERNAL ISPIT,ISPFEAM,ISPX,ISPXPM,ISPOAT,ISPITM,ISPV;}
### 12.3. Table Diagram

<table>
<thead>
<tr>
<th>STFLAGS</th>
<th>STOPERATION</th>
<th>STAROP</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STDESTINATION</td>
<td>STSOURCE1</td>
<td>STSOURCE2</td>
</tr>
<tr>
<td>STSCOUNT</td>
<td>STARTLABEL</td>
<td></td>
</tr>
<tr>
<td>STSLIST</td>
<td>STLABEL</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>STSCINDEX</th>
<th>STSUCLABEL</th>
<th>1ST SUCCESSOR</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STSCINDEX</td>
<td>STSUCLABEL</td>
<td>&quot;STSCOUNT&quot;TH SUCCESSOR</td>
</tr>
<tr>
<td></td>
<td>-1</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SYTYPE</th>
<th>SYFLAGS</th>
<th>SYDEFINITION</th>
</tr>
</thead>
<tbody>
<tr>
<td>SYYLABEL</td>
<td>SYBITCNT</td>
<td></td>
</tr>
<tr>
<td>SYYROPTR</td>
<td>SYBITPTR</td>
<td></td>
</tr>
<tr>
<td>SYPNAME</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SYWDCNT</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FIRST WORD/BIT NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>FIRST WORD/BIT POSITION</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>LAST WORD/BIT NAME</td>
</tr>
<tr>
<td>LAST WORD/BIT POSITION</td>
</tr>
<tr>
<td>-1</td>
</tr>
</tbody>
</table>
A User's Guide to the ISPL Simulator

Mario R. Barbacci
Department of Computer Science
Carnegie-Mellon University
Pittsburgh, Pa.

## Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>1</strong></td>
<td>Introduction</td>
</tr>
<tr>
<td><strong>2</strong></td>
<td>From ISPL to RTM and Beyond</td>
</tr>
<tr>
<td><strong>3</strong></td>
<td>The Command Language</td>
</tr>
<tr>
<td>3.1</td>
<td>START and CONTINUE</td>
</tr>
<tr>
<td>3.2</td>
<td>EXIT</td>
</tr>
<tr>
<td>3.3</td>
<td>READ and DUMP</td>
</tr>
<tr>
<td>3.4</td>
<td>ECHO and DECHO</td>
</tr>
<tr>
<td>3.5</td>
<td>RADIX</td>
</tr>
<tr>
<td>3.6</td>
<td>CTR, SETCTR, and OUTCTR</td>
</tr>
<tr>
<td>3.7</td>
<td>OPAQUE and DOPAQUE</td>
</tr>
<tr>
<td>3.8</td>
<td>VALUE and SETVALUE</td>
</tr>
<tr>
<td>3.9</td>
<td>TRACE, UTRACE, DTRACE, and TELLTrace</td>
</tr>
<tr>
<td>3.10</td>
<td>BREAK, DBREAK, and TELLBreak</td>
</tr>
<tr>
<td>3.11</td>
<td>SBREAK, DSBREAK, and TELLSBreak</td>
</tr>
<tr>
<td>3.12</td>
<td>ICONNEct and OCONNEct</td>
</tr>
<tr>
<td>3.13</td>
<td>HELP</td>
</tr>
<tr>
<td><strong>4</strong></td>
<td>Storage Mapping</td>
</tr>
<tr>
<td>4.1</td>
<td>Allowable Types of Mapping</td>
</tr>
<tr>
<td><strong>5</strong></td>
<td>Examples</td>
</tr>
</tbody>
</table>
5.1 Linking the Compiler Output with the Simulator .............. 15
5.2 Running the Simulator ........................................ 16
5.3 Executing Selected Procedures ................................. 18
5.4 Reading Command Files ........................................ 19
ISPL Simulator: User’s Manual

Abstract

The simulator described in this manual will interpret the output of the ISPL compiler, the RTM code, thus allowing the users a generalized computer architecture simulation facility. This manual describes the commands available to the users.

Acknowledgements

The ISP simulator is a much improved version of a primitive system developed by S. Rodkey at CMU during the spring of 1975. The system was modified and expanded by Greg Lloyd of the Naval Research Laboratory during the Fall of 1975. The system was further enhanced by the author during the Winter and Spring of 1976. Many commands and features were added to the system as part of the Army/Navy CFA project. Special thanks are due to the users of the system for their comments and suggestions, among them: H. Elovitz (NRL), R. Gordon (NUSC), R. Howbrigg (NUSC), D. Siewiorek (CMU), and S. Zuckerman (NRL).
1. Introduction

The ISPL compiler translates Computer Architecture (Instruction Set) Descriptions written in a subset of ISP [Bell71] into instructions for an idealized Register Transfer Machine (RTM) which can perform the primitive Register Transfer Operations needed to fetch, decode, and execute instructions. The ISP simulator is in effect an implementation of the Register Transfer Machine.

Some effort has been put into isolating the user from the low level detail of the RTM code. Under normal circumstances, the user will interact with the simulator using the names of registers, memories, procedures, etc, as declared in the ISPL description.

The simulator follows the convention of the ISPL compiler with regard to number representation, it uses an unsigned (pure magnitude) representation. Internally, the simulator uses multiple precision operations on the PDP-10 to execute the data operations and transfers. A current implementation limitation sets a limit of 140 bits for the length of the variables used in the register transfer operations (beware that the ISPL compiler will allow the user to declare registers and memories of arbitrary length - the simulator will warn the user if any attempt is made to operate on variables larger than 140 bits).

Although concurrency is easily described in ISPL, the simulator makes no attempt to provide this facility. It will execute concurrent operations in sequence and the user should avoid writing order-dependent parallel ISP statements.
2. From ISPL to RTM and Beyond

The process of obtaining a running simulator given a syntactically correct ISP description is rather simple. The ISPL compiler, in the absence of serious errors, will produce a MACRO10 program containing the RTM object code. This program should be assembled in order to produce a relocatable PDP-10 binary file. This process is also handled by the ISPL compiler (i.e. it will generate the RTM file and then invoke the MACRO10 assembler). At the end of the compilation the user has the following files (assume that the original ISP files was X.ISP):

- X.ISP (The source file)
- X.LST (The listing file, described in the ISPL compiler manual)
- X.RTM (The object file, described in the ISPL compiler manual)
- X.REL (The relocatable binary version of the X.RTM file)

At this point you can get rid of the X.LST and X.RTM files, as far as the simulator is concerned, they are not needed at all. Hold onto the X.REL file for dear life, unless cycles are cheap at your installation and can afford to run the ISPL compiler as often as you please....

The simulator consists of a group of (currently 7) binary files that must be linked, using one of the standard PDP-10 CUSPs, with the X.REL file. Once this is done, you can save the core image and you are all set to go. The exact procedure might change from installation to installation, depending on whether you use LOAD or LINK10.

A typical procedure might look like:

```
EXECUTE X.REL, @ISPSIM.CMD

<or alternative, if you have the LINK-10 loader in your system:>

R LINK
*x.REL
*@ISPSIM.CMD
*<any switches you want>
*/SAVE x
```

*/GO

The above sequence will produce two files: X.SHR and X.LOW. These are your ISPL description compiled, linked, saved, and ready to run:

RU x < and off you go!, good luck!>
3. The Command Language

The simulator accepts a small number of commands, using a fixed format:

<keyword> <parameter> <parameter> ...

Only one command is accepted per line. Commands might be typed, in upper or lower case, directly from the user's terminal or can be retrieved from command files (the latter can be done recursively, up to 16 levels of nested command files). Comments can be inserted in the command stream by typing a "!" followed by any arbitrary string. The command scanner will ignore anything between the "!" and the end of the line. Most parameters represent ISPL variable names or numeric values. The latter can be typed in several modes (Binary, Octal, Decimal, and Hexadecimal) and there are facilities to set up a proper default value of the type-in type-out radix.

All variables, labels, and constants defined in the ISP source program have activity counters associated with them. This allows the user to collect statistical data when running benchmark programs under the simulator. There are commands to clear, preset, and interrogate the value of these counters.

The command language includes a group of commands to trace variables, start, break, and continue a simulation run, as well as commands to set and interrogate the values of the register and memories of the target machine.

When the simulator is running and the user suspects an infinite loop of instructions, typing a $ (Altmode) will break the execution. Actually, any type ahead will produce an interruption. $ is the preferred mode.

3.1. START and CONTINUE
START <label> is the command used to begin the simulation of an ISP procedure or main program. <label> is the name of a procedure declared in the ISP description. The START command is valid only at the top level of simulation. Thus, after a breakpoint in the simulation the user must use the command CONT to proceed.

3.2. EXIT

EXIT is the command used to finish a simulation run. It allows an orderly return to the PDP-10 monitor. EXIT closes the files that might have been created with the OCONNECT command. Typing TC will return to the monitor but CONNECTed files will be lost.

3.3. READ and DUMP

READ <dev:filename.ext[ppn]> allows the user to specify a file containing simulation commands. Essentially, READ substitutes the user terminal with the file and proceeds to read and execute commands until the end of the file is found, at which point the user terminal is again the command input device. Defaults are DSK (device), SIM (extension) and current user’s PPN. Command files can contain comments. A comment is anything between a ! and the end of a line.

DUMP is used to save the status of a simulation run. DUMP creates a file containing the values of each variable (if non-zero), trace/break flags, read/write counters, etc. The file created by DUMP can be read by the READ command, thus allowing a simple way of reinitializing a simulation at the point the DUMP command was issued.
3.4. **ECHO and DECHO**

ECHO and DECHO are commands used to set an internal flag that controls the ECHOing of the commands being read from a command file onto the user terminal. After the ECHO command is issued, the execution of a READ command will type onto the user's terminal the command lines as they appear in the command file. DECHO disables this type-out. ECHO and DECHO can be issued from inside the command file thus allowing a selective type-out.

3.5. **RADIX**

RADIX `<base>` is used to set the numeric base to be used for typing in and out. `<base>` is one of the following strings: BINARY, OCTAL, DECIMAL, or HEX. If base is omitted the command simply types the name of the current base without altering it. The current base setting might be bypassed on input by prefixing the constant with one of the following: ' (binary), # (octal) or " (hex). Regardless of the current radix, HEX constants which begin with a letter MUST be prefixed with " (this is a requirement that will be lifted in a future release).

3.6. **CTR, SETCTR, and OUTCTR**

CTR `<name>` displays the value of the counter(s) associated with `<name>`. These counters are tagged with R, W, or L to indicate whether they are the Read, Write, or Label count respectively. SETCTR `<name>` `<readcounter>` `<writecounter>` allows the user to specify the setting of these counters. If `<name>` is a label, then the `<readcounter>` plays the role of label count. If the `<...counter>` values are omitted they default to 0. Instead of `<name>` the user may specify ALL and the command is
applied to all the variables and labels. All read/write counts are expressed in terms of 8-bit bytes. Thus, reading a 16 bit register increments the R counter by 2. The register lengths are rounded up to the next multiple of 8 before incrementing the counter: A 19 bit register counts as 3.

OUTCTR <filename.ext[ppn]> is a subset of the DUMP command. It creates a file (default extension CTR) with the values of all non-zero counters.

3.7. OPAQUE and DOPAQUE

OPAQUE <label-list> and DOPAQUE <label-list> are used to inhibit or enable the variable and label activity counters. The parameters to these two commands are labels or procedure names. If a procedure is OPAQUEd then no activity counts are incremented during its execution. The DOPAQUE command re-enables the activity counting. These two commands affect only those procedures named in the parameter list. Procedures called by OPAQUEd or DOPAQUEd procedures are not affected.

3.8. VALUE and SETvALue

VALUE and SETvALue are the commands used to set and interrogate the contents of the ISP variables. The valid formats are:

VALUE <regname> (displays the value of a single register)

VALUE <memname> [ <fromword> {; <toward>} ] (displays the values stored in a memory).

SETVAL <regname> = <value> (stores <value> into the register)

SETVAL <memname> [ <fromword> ] = <value-list> (stores into the memory. If more than one value is specified, they are stored in successive memory positions, starting at <fromword>).
3.9. TRACE, UTRACE, DTRACE, and TELLTRace

{TRACE | UTRACE | DTRACE} <variable-list> are the commands used to enable or disable the tracing of variables during the simulation. If the identifier ALL is specified instead of a variable list, the command applies to all variables. TRACE and UTRACE differ in that the former applies to all variables (including compiler declared temporary registers and flags) while the latter only applies to user declared variables (registers and memories). DTRACE is used to disable the tracing.

TELLTRace will type on the user's terminal the list of variables currently being traced.

3.10. BREAK, DBREAK, and TELLBRake

{BREAK | DBREAK} <label-list> are the commands used to enable or disable the setting of breakpoints during the simulation. The parameters are either ISP procedure names or labels. TELLBR displays on the user's terminal the list of breakpoint names.

3.11. SBREAK, DSBREAK, and TELLSBreak

These commands are similar to BREAK, DBREAK, and TELLBRake but instead of using ISP labels as parameters they take RTM statement numbers. Thus allowing a finer degree of control on the placement of the breakpoints. These commands are not particularly useful for the normal user, who should not be concerned with the RTM code.

3.12. ICONNect and OCONNect

ICONNect <identifier>,<channel-number>,<variable-name>

OCONNect <identifier>,<channel-number>,<variable-name>

These commands are used to "connect" ISP variables to PDP-10 ASCII files which will act as potentially infinite sources/sinks for variable values. When a variable is connected to an input file, each time the variable is accessed, the value will be obtained from the file instead of the simulated storage allocated to the variable. Similarly, writing into a variable that has been connected to an output file results in the value being written into the file (as well as into the storage allocated to the variable). The format for both input and output files is the same: one number/line.

The file names are created by the simulator and consist of the first parameter to the command (the <identifier>) as the file name, with extension ICn (ICONNeck) or OCn (OCONNeck), where n is the user specified channel number. The current implementation only allows up to three input and three output channels open simultaneously. Thus the only valid channel numbers are 1, 2 and 3.

3.13. HELP

HELP tells the user about the command names and their format. HELP <commandname> tells the user about a specific command.

4. Storage Mapping

The simulator allocates space for the registers and memories declared in the RTM symbol table using contiguous storage on the memory of the PDP-10. The fact that the PDP-10 is a 36 bits/word, 2's complement machine is completely transparent to the user. All RTM operations are interpreted rather than compiled into PDP-10 instructions. Moreover, the simulator does not impose any limitations derived from the word length; ISPL registers and memories are allocated contiguous bit strings on the PDP-10.

The use of logical register/memory declarations in the ISPL description presents the following problem: The ISPL compiler allows the user to define arbitrary mappings between bits of the left and right hand sides of the logical declaration, the only check made at that point is that the number of bits is the same. From the simulator point of view, it could be possible to implement arbitrary bit mappings at a tremendous degradation in performance (accessing a bit of a register or memory word that is mapped onto some other component implies searching a table of bit name/position equivalences; having to follow this procedure bit by bit, even for full register/word accesses could be hard to justify). The simulator makes a compromise between convenience to the ISPL writer and efficiency of simulation. The solution adopted is to restrict the types of mappings that the simulator can handle: all the bits of the right hand side of a logical declaration must be contiguous. Continuity is defined in terms of the word/bit naming convention used in the main declaration of the register/memory used on the right hand side of the logical declaration. There are no limitations as to what can appear on the left hand side of the logical declaration, these bits are by definition contiguous.
Specifically, the following are the valid types of mappings allowed by the simulator:

1) If the right hand side of a mapping was declared as a register, the structure of the right hand side must specify a contiguous string of bit names as specified in the main declaration. The number of bits may range from 1 to the entire register length and, for proper subsets of the main declaration, may be located anywhere in the register.

2) If the right hand side of a mapping consists of a single memory word, the valid mappings are those defined as above.

3) If the right hand side of a mapping consists of a set of memory words, the structure of the right hand side must specify a contiguous string of full words as specified in the main declaration. The number of words may range from 1 to the entire memory range and, for proper subsets of the main declaration, may be located anywhere in the memory.
4.1. Allowable Types of Mapping

The following list of memory maps gives a good coverage of the allowable cases:

\[
\begin{align*}
M[\#77777:\#770000,\#7777:0]<7:0>&=\text{THE ADDRESSING SPACE} \\
M[\#77777:0]<7:0>&=M[\#77777:0]<7:0> \\
M[\#77777:0]<7:0>&=M[\#77777:0]<7:0> \\
M[\#77777:0]<7:0>&=M[\#77777:0]<7:0> \\
M[\#77777:0]<7:0>&=M[\#77777:0]<7:0> \\
A\text{NON}[0:255]<0:15>&=A\text{NON}[0:255]<0:15> \\
A\text{NON}[0:255]<15:0>&=A\text{NON}[0:255]<15:0> \\
A\text{NON}[255:0]<0:15>&=A\text{NON}[255:0]<0:15> \\
A\text{NON}[255:0]<15:0>&=A\text{NON}[255:0]<15:0> \\
R\text{ON}[0:15]&=R\text{ON}[0:15] \\
R\text{ON}[15:0]&=R\text{ON}[15:0] \\
MAP1[0:15]<0:15>&=A\text{NON}[100:115]<0:15> \\
MAP12[0:15]<0:15>&=A\text{NON}[100:115]<0:15> \\
MAP13[0:15]<0:15>&=A\text{NON}[115:100]<0:15> \\
MAP14[0:15]<0:15>&=A\text{NON}[115:100]<0:15> \\
MAP15[0:15]<0:2>&=R\text{ON}[5:13] \\
MAP16[0:15]<0:2>&=R\text{ON}[5:13] \\
MAP21[0:15]<15:0>&=A\text{NON}[100:115]<0:15> \\
MAP22[0:15]<15:0>&=A\text{NON}[100:115]<0:15> \\
MAP23[0:15]<15:0>&=A\text{NON}[115:100]<0:15> \\
MAP24[0:15]<15:0>&=A\text{NON}[115:100]<0:15> \\
MAP25[0:15]<2:0>&=R\text{ON}[5:13] \\
MAP26[0:15]<2:0>&=R\text{ON}[5:13] \\
MAP31[0:15]<0:15>&=A\text{NON}[100:115]<0:15> \\
MAP32[0:15]<0:15>&=A\text{NON}[100:115]<0:15> \\
MAP33[0:15]<0:15>&=A\text{NON}[100:115]<0:15> \\
MAP34[0:15]<0:15>&=A\text{NON}[100:115]<0:15> \\
MAP35[0:15]<2:0>&=R\text{ON}[5:13] \\
MAP36[0:15]<2:0>&=R\text{ON}[5:13] \\
MAP41[0:15]<15:0>&=A\text{NON}[100:115]<0:15> \\
MAP42[0:15]<15:0>&=A\text{NON}[100:115]<0:15> \\
MAP43[0:15]<15:0>&=A\text{NON}[100:115]<0:15> \\
MAP44[0:15]<15:0>&=A\text{NON}[100:115]<0:15> \\
MAP45[0:15]<2:0>&=R\text{ON}[5:13] \\
MAP46[0:15]<2:0>&=R\text{ON}[5:13] \\
MAP51[0:5]&=A\text{NON}[100]<4:9> \\
MAP52[0:5]&=A\text{NON}[100]<5:4> \\
MAP53[5:0]&=R\text{ON}[5:10] \\
MAP54[5:0]&=R\text{ON}[5:10]
\end{align*}
\]

5. Examples

This section contains the transcript of several actual runs. The first example is based on the small ISPL example described in the ISPL manual. The transcript for the compilation phase of the multiplier example appears in the ISPL compiler manual. We start from the point right after the MACRO10 assembler has generated the *.REL file.

5.1. Linking the Compiler Output with the Simulator

```
  r link
  emult
  @ispsim
  @/ssave mult
  @/go
  EXIT
```

MULT.REL is the name of the file created by the ISPL compiler. ISPSIM.CMD is the name of the command file containing the list of files that make up the simulator. It also contains commands to load the BLISS10 run time library. The use of the SSAVE switch instead of the SAVE switch creates a shareable version of the program. Thus the result of the LINK10 execution will be named MULT.SHR+MULT.LOW.
5.2. Running the Simulator

Here we run the program that was created in the previous transcript. The example makes use of a few simple commands that set initial values in the variables, selects some variables for tracing and then starts the execution at the main entry point of the description. The example is simple and self explanatory.

ru mult
ISP SIMULATOR V3 - NRL ARF STAGE 2
Thursday 29 Jul 76 23:42:13 MULT.ISP(655M825)
SERIALIZATION COMPLETED
SPACE ALLOCATED
TYPE HELP FOR HELP
TYPE <ESC> TO INTERRUPT SIMULATION LOOPS

>radix octal
>setval p=2
>setval mpd=3000
<trace mpd,p,c
>start 10

@ L0  &10 C  &10
@ STEP &1 P  &3
@ LI  &9 C  &7
@ STEP &10 P  &1409
@ LI  &9 C  &6
@ LI  &9 C  &5
@ STEP &1 P  &300
@ LI  &9 C  &4
@ STEP &1 P  &140
@ LI  &9 C  &3
@ STEP &1 P  &60
@ LI  &9 C  &2
@ STEP &1 P  &30
@ LI  &9 C  &1
@ STEP &1 P  &14
@ LI  &9 C  &0
SIMULATION COMPLETED

RUN TIME(10 usec units)=45259
RTM OPS EXECUTED=136

>value p
P =&14
>value mpd
MPD =&3000
>exit
EXIT

When the simulator starts it performs two preliminary operations: 1) It transforms the RTM statement table eliminating the DIVERGE/PMERGE operations that define concurrent operations, and 2) It allocates space for the registers and memories declared in the RTM symbol table. The simulator then types two messages advising the user of the existence of the HELP command and of the use of the <ESC> (AltMode) to break the execution of the simulator from the user's terminal.

The tracing of variables indicates the place in the ISPL program where an assignment to the variable has occurred. The location is identified by printing the nearest ISPL label together with a displacement (in RTM operations) from this label. The name of the variable affected by the transfer is printed, together with the new value. The run time printed at the end of the simulation is obtained from a fast 10us. clock available at CMU. Some installations might now have this feature.

In the above example we initialize the multiplier (P) to 2 and the multiplicand (MPD) to 6. According to the algorithm, the multiplicand is stored in the left half of the MPD register. In the current implementation of the simulator we can not specify partial register initialization, thus, we have to load the right half of MPD with a suitable value (initialization of variables in the command language implies full register modification, with zeroes on the left of the value). At the end of the run, the contents of the P register contains the result of the multiplication (6*2=12 or #14 given that we set the type out radix to OCTAL).
5.3. Executing Selected Procedures

In the following example we show a few more commands and features of the simulator:

```plaintext
ru mult
ISP SIMULATOR V3 - NRL ARF STAGE 2
Thursday 29 Jul 76 23:42:13 MULT.ISP (IN65MB25)
SERIALIZATION COMPLETED
SPACE ALLOCATED
TYPE HELP FOR HELP
TYPE <ESC> TO INTERRUPT SIMULATION LOOPS

> radix octal
> setval p=3
> setval mpd=400  \* Multiplicand=1
> utrace all
> start step

@ STEP +#10 P =#201
RUN TIME (10 usec units)=3001
RTM OPS EXECUTED=9
```

The above sequence shows how the simulator can be used to execute selected procedures from the ISPL description. In fact, the simulator treats ALL labels and procedure names as potential entry points. It does not assign any special meaning to the label of the main body of the ISPL description.
5.4. Reading Command Files

The following example shows the use of the READ command. In this particular case we are not only initializing the variables and setting trace flags, but we are also starting the simulation automatically from the command file. The number of "->" character used to prompt the input stream (a user or a command file) indicates the level of nesting of the command stream. One "->" is the mark of the top level.

```plaintext
>dirase all
>read ml.sim

>>! this is a command file
>>set val p=2
>>set val mdp=2000
>>    ! multiplicand=4

>>trace p

>>start 10
 e step +#4 p  =#1
 e step +#10 p  =#1000
 e step +#4 p  =#400
 e step +#4 p  =#200
 e step +#4 p  =#100
 e step +#4 p  =#40
 e step +#4 p  =#20
 e step +#4 p  =#10
simulacion completed
run time (10 usec units) =32120
rtg ops executed=130

>>end of command file

>>7 lines read

>exit

exit
```