SIMPLIFIED MODELING OF INTEGRATED CIRCUITS FOR RADIATION PERFORMANCE PREDICTION

J. R. Greenbaum
General Electric Company

Prepared for:
Defense Nuclear Agency
Air Force Weapons Laboratory

November 1972
SIMPLIFIED MODELING OF INTEGRATED CIRCUITS FOR RADIATION PERFORMANCE PREDICTION

J. R. Greenbaum

General Electric Company

TECHNICAL REPORT NO. AFWL-TR-72-42

November 1972

AIR FORCE WEAPONS LABORATORY
Air Force Systems Command
Kirtland Air Force Base
New Mexico

Reproduced by
NATIONAL TECHNICAL INFORMATION SERVICE
U.S. Department of Commerce
Springfield VA 22151

Approved for public release; distribution unlimited.
When U.S. Government drawings, specifications, or other data are used for any purpose other than a definitely related Government procurement operation, the Government thereby incurs no responsibility nor any obligation whatsoever, and the fact that the Government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise, as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

DO NOT RETURN THIS COPY. RETAIN OR DESTROY.
This report describes a simple method for developing computer models for digital and analog integrated circuits. The models are capable of allowing computer prediction of both normal performance and performance when the devices are exposed to gamma and neutron radiation environments. Device models have been developed for two NAND gates, two flip-flops, one four-bit Shift Register, a Monostable Multivibrator, an AND-OR-INVERTER, and two operational amplifiers. All models are demonstrated to agree with observed laboratory performance for conditions of pulsed gamma radiation of \(3 \times 10^{10}\) rads (Si)/Second. Neutron fluence levels of \(1.2 \times 10^{14}\) neutrons per square centimeter, as well as non-radiation conditions. The "black box" technique is employed for model development. The model descriptions were developed for use with the SCEPTRE circuit analysis program.
### KEY WORDS

<table>
<thead>
<tr>
<th>Link A</th>
<th>Link B</th>
<th>Link C</th>
</tr>
</thead>
<tbody>
<tr>
<td>ROLE</td>
<td>WT</td>
<td>ROLE</td>
</tr>
</tbody>
</table>

- Modeling
- Integrated circuits
- Computer aided circuit analysis
- SCEPTRE
SIMPLIFIED MODELING OF INTEGRATED CIRCUITS FOR RADIATION PERFORMANCE PREDICTION

J. R. Greenbaum

General Electric Company

TECHNICAL REPORT NO. AFWL-TR-72-42

Approved for public release; distribution unlimited.
FOREWORD

This report was prepared by the General Electric Company, Syracuse, New York, under Contract F29601-71-C-0049. The research was performed under Program Element 61102H, Project 5710, Subtask TB027, and was funded by the Defense Nuclear Agency (DNA).

Inclusive dates of research were February 1971 through February 1972. The report was submitted 16 October 1972 by the Air Force Weapons Laboratory Project Officer, Captain Robert J. Horen (ELT).

This technical report has been reviewed and is approved.

Robert J. Horen
ROBERT J. HOREN
Captain, USAF
Project Officer

Carl F. Porter
CARL F. PORTER
Lt Colonel, USAF
Chief, Transient Radiation Effects Branch

Carl F. Davis
CARL F. DAVIS
Colonel, USAF
Chief, Electronics Division
ABSTRACT

This report describes a simple method for developing computer models for digital and analog integrated circuits. The models are capable of allowing computer prediction of both normal performance and performance when the devices are exposed to gamma and neutron radiation environments.

Device models have been developed for two NAND gates, two flip-flops, one four-bit Shift Register, a Monostable Multivibrator, an AND-OR-INVERTER, and two operational amplifiers. All models are demonstrated to agree with observed laboratory performance for conditions of pulsed gamma radiation of $3 \times 10^{10}$ rads (Si)/Second. Neutron fluence levels of $1.2 \times 10^{14}$ neutrons per square centimeter, as well as non-radiation conditions.

The "black box" technique is employed for model development. The model descriptions were developed for use with the SCEPTRE circuit analysis program.

(Distribution Limitation Statement A)
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>II</td>
<td>TEXAS INSTRUMENTS RSN54L00 NAND GATE</td>
<td>3</td>
</tr>
<tr>
<td>III</td>
<td>FAIRCHILD 9704 FOUR-INPUT NAND GATES</td>
<td>21</td>
</tr>
<tr>
<td>IV</td>
<td>FAIRCHILD 9774-D FLIP-FLOP</td>
<td>35</td>
</tr>
<tr>
<td>V</td>
<td>TEXAS INSTRUMENTS RSN54L72 FLIP-FLOP</td>
<td>59</td>
</tr>
<tr>
<td>VI</td>
<td>FAIRCHILD 9780 SHIFT REGISTER</td>
<td>97</td>
</tr>
<tr>
<td>VII</td>
<td>TEXAS INSTRUMENTS RSN54L122 MONOSTABLE MULTIVIBRATOR</td>
<td>127</td>
</tr>
<tr>
<td>VIII</td>
<td>TEXAS INSTRUMENTS RSN54L57 AND-OR INVERT GATE</td>
<td>155</td>
</tr>
<tr>
<td>IX</td>
<td>HARRIS HA 2700 OPERATIONAL AMPLIFIER</td>
<td>169</td>
</tr>
<tr>
<td>X</td>
<td>FAIRCHILD (\mu)AMP A744</td>
<td>185</td>
</tr>
</tbody>
</table>

## APPENDIXES

| I       | INTRODUCTION TO INDIVIDUAL DEVICE TESTS         | 197  |
| II      | RSN54L00 NAND GATE                              | 203  |
| III     | FAIRCHILD 9704 FOUR-INPUT NAND GATES            | 208  |
| IV      | FAIRCHILD 9774-D FLIP-FLOP                      | 211  |
| V       | RSN54L72 FLIP-FLOP                              | 220  |
| VI      | FAIRCHILD 9780 SHIFT REGISTER                   | 227  |
| VII     | RSN54L122                                       | 234  |
| VIII    | RSN54L57                                        | 244  |
| IX      | HA-2700                                         | 251  |
| X       | FAIRCHILD \(\mu\)AMP A744                      | 257  |
# LIST OF ILLUSTRATIONS

<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>II-1</td>
<td>Logic Representation and Schematic Diagram</td>
<td>5</td>
</tr>
<tr>
<td>II-2</td>
<td>Gate Propagation Delay Times</td>
<td>5</td>
</tr>
<tr>
<td>II-3</td>
<td>RSN54L00 Model</td>
<td>6</td>
</tr>
<tr>
<td>II-4</td>
<td>Computer Model Description</td>
<td>7</td>
</tr>
<tr>
<td>II-5</td>
<td>Model Subprogram</td>
<td>7</td>
</tr>
<tr>
<td>II-6</td>
<td>Test Circuit</td>
<td>8</td>
</tr>
<tr>
<td>II-7</td>
<td>Test Circuit — Computer Description</td>
<td>8</td>
</tr>
<tr>
<td>II-8</td>
<td>Input Signal</td>
<td>9</td>
</tr>
<tr>
<td>II-9</td>
<td>Output Response</td>
<td>9</td>
</tr>
<tr>
<td>II-10</td>
<td>Simulated Gamma Radiation Pulse</td>
<td>12</td>
</tr>
<tr>
<td>II-11</td>
<td>Output Response to Gamma Radiation</td>
<td>12</td>
</tr>
<tr>
<td>II-12</td>
<td>Simulated Gamma Radiation Pulse</td>
<td>13</td>
</tr>
<tr>
<td>II-12</td>
<td>Response to Gamma Radiation</td>
<td>13</td>
</tr>
<tr>
<td>II-14</td>
<td>Response to Gamma Radiation</td>
<td>14</td>
</tr>
<tr>
<td>II-15</td>
<td>Response to Gamma Radiation</td>
<td>14</td>
</tr>
<tr>
<td>II-16</td>
<td>Gamma Radiation — Test Circuit Description</td>
<td>15</td>
</tr>
<tr>
<td>II-17</td>
<td>Neutron Radiation — Circuit Transfer Function</td>
<td>17</td>
</tr>
<tr>
<td>II-18</td>
<td>Model Description With Neutron Effects</td>
<td>18</td>
</tr>
<tr>
<td>II-19</td>
<td>Neutron Radiation — Test Circuit Description</td>
<td>18</td>
</tr>
<tr>
<td>II-20</td>
<td>Response to Neutron Radiation</td>
<td>19</td>
</tr>
<tr>
<td>II-21</td>
<td>Response to Neutron and Gamma Radiation</td>
<td>20</td>
</tr>
<tr>
<td>III-1</td>
<td>Logic Representation and Electrical Schematic</td>
<td>22</td>
</tr>
<tr>
<td>III-2</td>
<td>Gate Propagation Delay Times</td>
<td>22</td>
</tr>
<tr>
<td>III-3</td>
<td>Computer Model</td>
<td>24</td>
</tr>
<tr>
<td>III-4</td>
<td>Computer Model Description</td>
<td>25</td>
</tr>
<tr>
<td>III-5</td>
<td>Model Subprogram</td>
<td>25</td>
</tr>
<tr>
<td>III-6</td>
<td>Test Circuit</td>
<td>27</td>
</tr>
<tr>
<td>III-7</td>
<td>Test Circuit — Computer Description</td>
<td>27</td>
</tr>
<tr>
<td>III-8</td>
<td>Input Signal</td>
<td>28</td>
</tr>
<tr>
<td>III-9</td>
<td>Output Response</td>
<td>28</td>
</tr>
<tr>
<td>III-10</td>
<td>Simulated Gamma Radiation Pulse</td>
<td>29</td>
</tr>
<tr>
<td>III-11</td>
<td>1 Response to Gamma Radiation</td>
<td>29</td>
</tr>
<tr>
<td>III-12</td>
<td>0 Response to Gamma Radiation</td>
<td>30</td>
</tr>
<tr>
<td>III-13</td>
<td>Gamma Test Circuit Description</td>
<td>30</td>
</tr>
<tr>
<td>III-14</td>
<td>Neutron Radiation — Circuit Transfer Function</td>
<td>32</td>
</tr>
<tr>
<td>III-15</td>
<td>Model Description With Neutron Effects</td>
<td>33</td>
</tr>
<tr>
<td>III-16</td>
<td>Neutron Radiation Test Circuit Description</td>
<td>33</td>
</tr>
<tr>
<td>III-17</td>
<td>Response to Neutron Radiation</td>
<td>34</td>
</tr>
<tr>
<td>IV-1</td>
<td>Schematic — 9774</td>
<td>36</td>
</tr>
<tr>
<td>IV-2</td>
<td>Logic Representation</td>
<td>36</td>
</tr>
<tr>
<td>IV-3</td>
<td>Flip-Flop Switching Times</td>
<td>38</td>
</tr>
<tr>
<td>IV-4</td>
<td>PRESET/CLEAR Propagation Delay Times</td>
<td>38</td>
</tr>
<tr>
<td>IV-5</td>
<td>D Flip-Flop Model</td>
<td>40</td>
</tr>
<tr>
<td>IV-6</td>
<td>Computer Model Description</td>
<td>41</td>
</tr>
<tr>
<td>IV-7</td>
<td>Model Subprogram</td>
<td>41</td>
</tr>
<tr>
<td>IV-8</td>
<td>Test Circuits</td>
<td>43</td>
</tr>
<tr>
<td>IV-9</td>
<td>Test Circuit Description for SET and RESET</td>
<td>44</td>
</tr>
<tr>
<td>Figure</td>
<td>Title</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>IV-10</td>
<td>SET Input Signal</td>
<td>45</td>
</tr>
<tr>
<td>IV-11</td>
<td>RESET Input Signal</td>
<td>45</td>
</tr>
<tr>
<td>IV-12</td>
<td>Q-Output</td>
<td>46</td>
</tr>
<tr>
<td>IV-13</td>
<td>Q-Output</td>
<td>46</td>
</tr>
<tr>
<td>IV-14</td>
<td>Test Circuit Description for CLOCK and SIGNAL</td>
<td>47</td>
</tr>
<tr>
<td>IV-15</td>
<td>CLOCK Input Signal</td>
<td>48</td>
</tr>
<tr>
<td>IV-16</td>
<td>Input Signal</td>
<td>48</td>
</tr>
<tr>
<td>IV-17</td>
<td>Q-Output</td>
<td>49</td>
</tr>
<tr>
<td>IV-18</td>
<td>Q-Output</td>
<td>49</td>
</tr>
<tr>
<td>IV-19</td>
<td>Computer Model Description With Gamma Effects</td>
<td>51</td>
</tr>
<tr>
<td>IV-20</td>
<td>Gamma Radiation - Test Circuit Description</td>
<td>51</td>
</tr>
<tr>
<td>IV-21</td>
<td>Simulated Gamma - Signal Timing Conditions</td>
<td>52</td>
</tr>
<tr>
<td>IV-22</td>
<td>Q-Response for Condition 11</td>
<td>52</td>
</tr>
<tr>
<td>IV-23</td>
<td>Q-Response for Condition 11</td>
<td>53</td>
</tr>
<tr>
<td>IV-24</td>
<td>Clock Input Signal for Gamma Radiation Simulations</td>
<td>53</td>
</tr>
<tr>
<td>IV-25</td>
<td>Q-Response for Conditions 8 and 10</td>
<td>55</td>
</tr>
<tr>
<td>IV-26</td>
<td>Q-Response for Conditions 8 and 10</td>
<td>55</td>
</tr>
<tr>
<td>IV-27</td>
<td>Neutron Radiation - Circuit Transfer Function</td>
<td>56</td>
</tr>
<tr>
<td>IV-28</td>
<td>Model Description With Neutron Effects</td>
<td>57</td>
</tr>
<tr>
<td>IV-29</td>
<td>Neutron Radiation - Test Circuit Description</td>
<td>57</td>
</tr>
<tr>
<td>IV-30</td>
<td>Q-Response to Neutron Radiation</td>
<td>58</td>
</tr>
<tr>
<td>IV-31</td>
<td>Q-Response to Neutron Radiation</td>
<td>58</td>
</tr>
<tr>
<td>V-1</td>
<td>Schematic RSN54L72 Master-Slave Flip-Flop</td>
<td>60</td>
</tr>
<tr>
<td>V-2</td>
<td>Functional Logic Representation</td>
<td>61</td>
</tr>
<tr>
<td>V-3</td>
<td>Logic Diagram</td>
<td>64</td>
</tr>
<tr>
<td>V-4</td>
<td>RSN54L72 Device Model #1</td>
<td>64</td>
</tr>
<tr>
<td>V-5</td>
<td>Clock Timing</td>
<td>65</td>
</tr>
<tr>
<td>V-6</td>
<td>Q Output Without Radiation</td>
<td>65</td>
</tr>
<tr>
<td>V-7</td>
<td>Q Output With Radiation</td>
<td>66</td>
</tr>
<tr>
<td>V-8</td>
<td>Q Output Without Radiation</td>
<td>66</td>
</tr>
<tr>
<td>V-9</td>
<td>Q Output With Radiation</td>
<td>67</td>
</tr>
<tr>
<td>V-10</td>
<td>Computer Description - Model #1</td>
<td>68</td>
</tr>
<tr>
<td>V-11</td>
<td>Model Subprogram</td>
<td>69</td>
</tr>
<tr>
<td>V-12</td>
<td>Test Circuit - Computer Description</td>
<td>70</td>
</tr>
<tr>
<td>V-13</td>
<td>Computer Model #2</td>
<td>72</td>
</tr>
<tr>
<td>V-14</td>
<td>Computer Description - Model #2</td>
<td>73</td>
</tr>
<tr>
<td>V-15</td>
<td>Model Subprogram</td>
<td>73</td>
</tr>
<tr>
<td>V-16</td>
<td>Test Circuit</td>
<td>76</td>
</tr>
<tr>
<td>V-17</td>
<td>Test Circuit Description for SET and RESET Inputs</td>
<td>77</td>
</tr>
<tr>
<td>V-18</td>
<td>CLOCK Input Signal</td>
<td>77</td>
</tr>
<tr>
<td>V-19</td>
<td>SET Input Signal</td>
<td>78</td>
</tr>
<tr>
<td>V-20</td>
<td>RESET Input Signal</td>
<td>78</td>
</tr>
<tr>
<td>V-21</td>
<td>Q-Response</td>
<td>78</td>
</tr>
<tr>
<td>V-22</td>
<td>Q-Response</td>
<td>79</td>
</tr>
<tr>
<td>V-23</td>
<td>Test Circuit Description for J-K Inputs</td>
<td>80</td>
</tr>
<tr>
<td>V-24</td>
<td>CLOCK Input Signal</td>
<td>80</td>
</tr>
<tr>
<td>V-25</td>
<td>J-Input Signal</td>
<td>81</td>
</tr>
<tr>
<td>V-26</td>
<td>K-Input Signal</td>
<td>81</td>
</tr>
</tbody>
</table>
# LIST OF ILLUSTRATIONS (Continued)

<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>V-27</td>
<td>V.27 S-Response</td>
<td>82</td>
</tr>
<tr>
<td>V-28</td>
<td>V.28 Q-Response</td>
<td>82</td>
</tr>
<tr>
<td>V-29</td>
<td>V.29 CLOCK Signal</td>
<td>83</td>
</tr>
<tr>
<td>V-30</td>
<td>V.30 Q-Response</td>
<td>83</td>
</tr>
<tr>
<td>V-31</td>
<td>V.31 Q-Response</td>
<td>84</td>
</tr>
<tr>
<td>V-32</td>
<td>V.32 Model Description With Gamma Effects</td>
<td>86</td>
</tr>
<tr>
<td>V-33</td>
<td>V.33 Q-Response for Condition 5</td>
<td>86</td>
</tr>
<tr>
<td>V-34</td>
<td>V.34 Q-Response for Condition 5</td>
<td>87</td>
</tr>
<tr>
<td>V-35</td>
<td>V.35 Q-Response for Condition 2</td>
<td>87</td>
</tr>
<tr>
<td>V-36</td>
<td>V.36 Q-Response for Condition 2</td>
<td>88</td>
</tr>
<tr>
<td>V-37</td>
<td>V.37 Q-Response for Condition 1</td>
<td>88</td>
</tr>
<tr>
<td>V-38</td>
<td>V.38 Q-Response for Condition 1</td>
<td>89</td>
</tr>
<tr>
<td>V-39</td>
<td>V.39 Gamma - Test Circuit Description</td>
<td>89</td>
</tr>
<tr>
<td>V-40</td>
<td>V.40 Q-Response for Condition 3</td>
<td>90</td>
</tr>
<tr>
<td>V-41</td>
<td>V.41 Q-Response for Condition 3</td>
<td>90</td>
</tr>
<tr>
<td>V-42</td>
<td>V.42 Neutron Radiation - Circuit Transfer Function</td>
<td>91</td>
</tr>
<tr>
<td>V-43</td>
<td>V.43 Computer Model Description With Neutron Effects</td>
<td>93</td>
</tr>
<tr>
<td>V-44</td>
<td>V.44 Model Subprogram With Neutron Effects</td>
<td>93</td>
</tr>
<tr>
<td>V-45</td>
<td>V.45 Neutron Radiation - Test Circuit Description</td>
<td>94</td>
</tr>
<tr>
<td>V-46</td>
<td>V.46 Output FNVT - Neutron Effects Subroutine</td>
<td>94</td>
</tr>
<tr>
<td>V-47</td>
<td>V.47 Q-Response to Neutron Radiation</td>
<td>95</td>
</tr>
<tr>
<td>V-48</td>
<td>V.48 Q-Response to Neutron Radiation</td>
<td>96</td>
</tr>
<tr>
<td>VI-1</td>
<td>VI-1 Logic Diagram</td>
<td>99</td>
</tr>
<tr>
<td>VI-2</td>
<td>VI-2 Schematic Diagram of Integrated AND and NOR Gates</td>
<td>100</td>
</tr>
<tr>
<td>VI-3</td>
<td>VI-3 SCEPTRE Model of 9780 Device</td>
<td>102</td>
</tr>
<tr>
<td>VI-4</td>
<td>VI-4 Computer Model Description</td>
<td>103</td>
</tr>
<tr>
<td>VI-5</td>
<td>VI-5 Model Subprogram</td>
<td>103</td>
</tr>
<tr>
<td>VI-6</td>
<td>VI-6 Subfunction Logic Diagram</td>
<td>104</td>
</tr>
<tr>
<td>VI-7</td>
<td>VI-7 Shift Register Test Circuit</td>
<td>106</td>
</tr>
<tr>
<td>VI-8</td>
<td>VI-8 Test Circuit Description - CLOCK Trigger</td>
<td>107</td>
</tr>
<tr>
<td>VI-9</td>
<td>VI-9 RESET Input Signal</td>
<td>107</td>
</tr>
<tr>
<td>VI-10</td>
<td>VI-10 CLOCK Input Signal</td>
<td>108</td>
</tr>
<tr>
<td>VI-11</td>
<td>VI-11 Q_0 - Output</td>
<td>108</td>
</tr>
<tr>
<td>VI-12</td>
<td>VI-12 Q_1 - Output</td>
<td>109</td>
</tr>
<tr>
<td>VI-13</td>
<td>VI-13 Q_2 - Output</td>
<td>109</td>
</tr>
<tr>
<td>VI-14</td>
<td>VI-14 Q_3 - Output</td>
<td>110</td>
</tr>
<tr>
<td>VI-15</td>
<td>VI-15 Q_3 - Output</td>
<td>111</td>
</tr>
<tr>
<td>VI-16</td>
<td>VI-16 Test Circuit Description - Input Trigger</td>
<td>111</td>
</tr>
<tr>
<td>VI-17</td>
<td>VI-17 RESET Input Signal</td>
<td>112</td>
</tr>
<tr>
<td>VI-18</td>
<td>VI-18 J - Input Signal</td>
<td>112</td>
</tr>
<tr>
<td>VI-19</td>
<td>VI-19 K - Input Signal</td>
<td>113</td>
</tr>
<tr>
<td>VI-20</td>
<td>VI-20 Q_0 - Output</td>
<td>113</td>
</tr>
<tr>
<td>VI-21</td>
<td>VI-21 Q_1 - Output</td>
<td>114</td>
</tr>
<tr>
<td>VI-22</td>
<td>VI-22 Q_2 - Output</td>
<td>114</td>
</tr>
<tr>
<td>Figure</td>
<td>Title</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>-------</td>
<td>------</td>
</tr>
<tr>
<td>VI-23</td>
<td>Q₃ - Output</td>
<td>115</td>
</tr>
<tr>
<td>VI-24</td>
<td>Q₃ - Output</td>
<td>115</td>
</tr>
<tr>
<td>VI-25</td>
<td>Gamma Radiation Test Circuit Description</td>
<td>117</td>
</tr>
<tr>
<td>VI-26</td>
<td>Q₀ - Response to Gamma Radiation</td>
<td>118</td>
</tr>
<tr>
<td>VI-27</td>
<td>Q₁ - Response to Gamma Radiation</td>
<td>118</td>
</tr>
<tr>
<td>VI-28</td>
<td>Q₂ - Response to Gamma Radiation</td>
<td>119</td>
</tr>
<tr>
<td>VI-29</td>
<td>Q₃ - Response to Gamma Radiation</td>
<td>119</td>
</tr>
<tr>
<td>VI-30</td>
<td>Q₃ - Response to Gamma Radiation</td>
<td>120</td>
</tr>
<tr>
<td>VI-31</td>
<td>Computer Model Description With Both Gamma and Neutron Effects</td>
<td>120</td>
</tr>
<tr>
<td>VI-32</td>
<td>Neutron Radiation Test Circuit Description</td>
<td>122</td>
</tr>
<tr>
<td>VI-33</td>
<td>Q₀ - Response to Neutron Radiation</td>
<td>123</td>
</tr>
<tr>
<td>VI-34</td>
<td>Q₁ - Response to Neutron Radiation</td>
<td>123</td>
</tr>
<tr>
<td>VI-35</td>
<td>Q₂ - Response to Neutron Radiation</td>
<td>124</td>
</tr>
<tr>
<td>VI-36</td>
<td>Q₃ - Response to Neutron Radiation</td>
<td>125</td>
</tr>
<tr>
<td>VI-37</td>
<td>Q₃ - Response to Neutron Radiation</td>
<td>126</td>
</tr>
<tr>
<td>VII-1</td>
<td>Schematic RSN54L122 One-Shot</td>
<td>128</td>
</tr>
<tr>
<td>VII-2</td>
<td>Logic Diagram</td>
<td>129</td>
</tr>
<tr>
<td>VII-3</td>
<td>Model RSN54L122</td>
<td>131</td>
</tr>
<tr>
<td>VII-4</td>
<td>Computer Model Description</td>
<td>132</td>
</tr>
<tr>
<td>VII-5</td>
<td>Model Subprogram</td>
<td>133</td>
</tr>
<tr>
<td>VII-6</td>
<td>Test Circuit</td>
<td>134</td>
</tr>
<tr>
<td>VII-7</td>
<td>Test Circuit Description - Leading Edge Trigger</td>
<td>135</td>
</tr>
<tr>
<td>VII-8</td>
<td>RESET Input Signal</td>
<td>136</td>
</tr>
<tr>
<td>VII-9</td>
<td>B₁ Input Signal</td>
<td>136</td>
</tr>
<tr>
<td>VII-10</td>
<td>Q - Output</td>
<td>137</td>
</tr>
<tr>
<td>VII-11</td>
<td>Q - Output</td>
<td>137</td>
</tr>
<tr>
<td>VII-12</td>
<td>Test Circuit Description - Falling Edge Trigger</td>
<td>138</td>
</tr>
<tr>
<td>VII-13</td>
<td>A₁ Input Signal</td>
<td>139</td>
</tr>
<tr>
<td>VII-14</td>
<td>Q - Output</td>
<td>139</td>
</tr>
<tr>
<td>VII-15</td>
<td>Q - Output</td>
<td>140</td>
</tr>
<tr>
<td>VII-16</td>
<td>Test Circuit - With External Timing Components</td>
<td>141</td>
</tr>
<tr>
<td>VII-17</td>
<td>Test Circuit Description</td>
<td>142</td>
</tr>
<tr>
<td>VII-18</td>
<td>A₁ Input Signal</td>
<td>143</td>
</tr>
<tr>
<td>VII-19</td>
<td>Q - Output</td>
<td>143</td>
</tr>
<tr>
<td>VII-20</td>
<td>Q - Output</td>
<td>144</td>
</tr>
<tr>
<td>VII-21</td>
<td>Test Circuit Description</td>
<td>145</td>
</tr>
<tr>
<td>VII-22</td>
<td>B₁ Input Signal</td>
<td>146</td>
</tr>
<tr>
<td>VII-23</td>
<td>Q - Output</td>
<td>146</td>
</tr>
<tr>
<td>VII-24</td>
<td>Q - Output</td>
<td>147</td>
</tr>
<tr>
<td>VII-25</td>
<td>Computer Model Description With Gamma Effects</td>
<td>148</td>
</tr>
<tr>
<td>VII-26</td>
<td>Gamma Test Circuit Description</td>
<td>148</td>
</tr>
<tr>
<td>VII-27</td>
<td>B₁ Input Signal</td>
<td>149</td>
</tr>
<tr>
<td>Figure</td>
<td>Title</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>VII-28</td>
<td>Q - Response to Gamma Radiation</td>
<td>150</td>
</tr>
<tr>
<td>VII-29</td>
<td>Q - Response to Gamma Radiation</td>
<td>150</td>
</tr>
<tr>
<td>VII-30</td>
<td>Neutron Radiation - Circuit Transfer Function</td>
<td>151</td>
</tr>
<tr>
<td>VII-31</td>
<td>Computer Model Description With Neutron Effects</td>
<td>152</td>
</tr>
<tr>
<td>VII-32</td>
<td>Neutron Test Circuit Description</td>
<td>153</td>
</tr>
<tr>
<td>VII-33</td>
<td>Q - Response to Neutron Radiation</td>
<td>154</td>
</tr>
<tr>
<td>VII-34</td>
<td>Q - Response to Neutron Radiation</td>
<td>154</td>
</tr>
<tr>
<td>VIII-1</td>
<td>Logic Diagram</td>
<td>155</td>
</tr>
<tr>
<td>VIII-2</td>
<td>Schematic RSN54L57</td>
<td>155</td>
</tr>
<tr>
<td>VIII-3</td>
<td>Computer Model</td>
<td>157</td>
</tr>
<tr>
<td>VIII-4</td>
<td>Computer Model Description</td>
<td>158</td>
</tr>
<tr>
<td>VIII-5</td>
<td>Model Subprogram</td>
<td>159</td>
</tr>
<tr>
<td>VIII-6</td>
<td>Test Circuit</td>
<td>160</td>
</tr>
<tr>
<td>VIII-7</td>
<td>Test Circuit Description</td>
<td>161</td>
</tr>
<tr>
<td>VIII-8</td>
<td>A Input Signal</td>
<td>161</td>
</tr>
<tr>
<td>VIII-9</td>
<td>D Input Signal</td>
<td>161</td>
</tr>
<tr>
<td>VIII-10</td>
<td>Device Response</td>
<td>162</td>
</tr>
<tr>
<td>VIII-11</td>
<td>1 Response to Gamma Radiation</td>
<td>163</td>
</tr>
<tr>
<td>VIII-12</td>
<td>0 Response to Gamma Radiation</td>
<td>164</td>
</tr>
<tr>
<td>VIII-13</td>
<td>Gamma Radiation Test Circuit Description</td>
<td>165</td>
</tr>
<tr>
<td>VIII-14</td>
<td>Neutron Radiation - Circuit Transfer Function</td>
<td>166</td>
</tr>
<tr>
<td>VIII-15</td>
<td>Neutron Radiation Test Circuit Description</td>
<td>167</td>
</tr>
<tr>
<td>VIII-16</td>
<td>Device Response to Neutron Radiation</td>
<td>168</td>
</tr>
<tr>
<td>IX-1</td>
<td>Published Electrical Characteristics</td>
<td>169</td>
</tr>
<tr>
<td>IX-2</td>
<td>HA 2700 Model - Linear Model</td>
<td>170</td>
</tr>
<tr>
<td>IX-3</td>
<td>Open Loop Gain - Bode Plot</td>
<td>171</td>
</tr>
<tr>
<td>IX-4</td>
<td>Computer Description - Linear Model</td>
<td>172</td>
</tr>
<tr>
<td>IX-5</td>
<td>Close Loop Gain - 0 dB - Bode Plot</td>
<td>173</td>
</tr>
<tr>
<td>IX-6</td>
<td>HA 2700 Model - Non-Linear Model</td>
<td>174</td>
</tr>
<tr>
<td>IX-7</td>
<td>Computer Description - Non-Linear Model</td>
<td>174</td>
</tr>
<tr>
<td>IX-8</td>
<td>Model Subprogram</td>
<td>175</td>
</tr>
<tr>
<td>IX-9</td>
<td>Test Circuit and Computer Description</td>
<td>176</td>
</tr>
<tr>
<td>IX-10</td>
<td>Input Signal</td>
<td>177</td>
</tr>
<tr>
<td>IX-11</td>
<td>Output Response</td>
<td>177</td>
</tr>
<tr>
<td>IX-12</td>
<td>Observed Device Response</td>
<td>178</td>
</tr>
<tr>
<td>IX-13</td>
<td>Output Response to Gamma Radiation</td>
<td>179</td>
</tr>
<tr>
<td>IX-14</td>
<td>Gamma Function Subprogram</td>
<td>180</td>
</tr>
<tr>
<td>IX-15</td>
<td>Model Description With Gamma Effects</td>
<td>181</td>
</tr>
<tr>
<td>IX-16</td>
<td>Gamma Radiation - Test Circuit Description</td>
<td>181</td>
</tr>
<tr>
<td>IX-17</td>
<td>Model Description With Neutron Effects</td>
<td>183</td>
</tr>
<tr>
<td>IX-18</td>
<td>Neutron Radiation - Test Circuit Description</td>
<td>183</td>
</tr>
<tr>
<td>IX-19</td>
<td>Response to Neutron Radiation</td>
<td>184</td>
</tr>
<tr>
<td>X-1</td>
<td>μA744 Schematic</td>
<td>185</td>
</tr>
<tr>
<td>X-2</td>
<td>Op-Amp Frequency Response</td>
<td>186</td>
</tr>
<tr>
<td>X-3</td>
<td>μA744 Linear Model</td>
<td>186</td>
</tr>
<tr>
<td>X-4</td>
<td>Open Loop Gain - Bode Plot</td>
<td>187</td>
</tr>
</tbody>
</table>
LIST OF ILLUSTRATIONS (Continued)

<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>X-5</td>
<td>Computer Description - Linear Model</td>
<td>187</td>
</tr>
<tr>
<td>X-6</td>
<td>$\mu$A744 Non-Linear Model</td>
<td>188</td>
</tr>
<tr>
<td>X-7</td>
<td>Computer Description - Non-Linear Model</td>
<td>188</td>
</tr>
<tr>
<td>X-8</td>
<td>Input Signal</td>
<td>189</td>
</tr>
<tr>
<td>X-9</td>
<td>Output Response</td>
<td>189</td>
</tr>
<tr>
<td>X-10</td>
<td>Test Circuit and Computer Description</td>
<td>190</td>
</tr>
<tr>
<td>X-11</td>
<td>Model Description With Gamma Effects</td>
<td>191</td>
</tr>
<tr>
<td>X-12</td>
<td>Output Response to Gamma Radiation</td>
<td>192</td>
</tr>
<tr>
<td>X-13</td>
<td>Effect of Neutron Irradiation on Open-Loop Voltage Gain</td>
<td>193</td>
</tr>
<tr>
<td>X-14</td>
<td>Model Description With Neutron Effects</td>
<td>194</td>
</tr>
<tr>
<td>X-15</td>
<td>Neutron Radiation - Test Circuit Description</td>
<td>195</td>
</tr>
<tr>
<td>X-16</td>
<td>Response to Neutron Radiation</td>
<td>196</td>
</tr>
</tbody>
</table>

LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>II-1</td>
<td>Truth Table</td>
<td>4</td>
</tr>
<tr>
<td>II-2</td>
<td>Electrical Characteristics</td>
<td>4</td>
</tr>
<tr>
<td>III-1</td>
<td>Electrical Characteristics</td>
<td>21</td>
</tr>
<tr>
<td>IV-1</td>
<td>Truth Table</td>
<td>35</td>
</tr>
<tr>
<td>IV-2</td>
<td>Electrical Characteristics</td>
<td>37</td>
</tr>
<tr>
<td>V-1</td>
<td>Truth Table</td>
<td>62</td>
</tr>
<tr>
<td>V-2</td>
<td>Electrical Characteristics</td>
<td>62</td>
</tr>
<tr>
<td>V-3</td>
<td>Delay Times</td>
<td>84</td>
</tr>
<tr>
<td>VI-1</td>
<td>Truth Table</td>
<td>98</td>
</tr>
<tr>
<td>VI-2</td>
<td>Electrical Characteristics for 9780 Device</td>
<td>101</td>
</tr>
<tr>
<td>VI-3</td>
<td>Switching Characteristics for 9780</td>
<td>106</td>
</tr>
<tr>
<td>VI-4</td>
<td>Computer Time Delays</td>
<td>116</td>
</tr>
<tr>
<td>VII-1</td>
<td>Truth Table</td>
<td>129</td>
</tr>
<tr>
<td>VII-2</td>
<td>Electrical Characteristics</td>
<td>130</td>
</tr>
<tr>
<td>VIII-1</td>
<td>Electrical Characteristics</td>
<td>156</td>
</tr>
</tbody>
</table>
SECTION I
INTRODUCTION

The program described in this report had as its objective the development of simplified models for linear and digital integrated circuits which would be suitable for use with the SCEPTRE computer program. These models were designed to account for normal electrical performance as well as performance in an environment of ionizing and/or neutron radiation. Techniques were established to derive models capable of representing both the radiation effects and the first order transient response of the microcircuits as system components.

Acceptable computer models have long been available for individual transistors and diodes. Although reasonably complex, these models require a relatively small amount of computer time and are practical for general usage. On the other hand, the existing method of modeling integrated circuits has provided models which are so complex as to be impractical for most applications. This method uses the same procedures employed for the transistor, and thus requires a detailed description of each semiconductor junction. The Fairchild 9774-D Flip-Flop, for example, requires data for 54 transistor junctions and four diode junctions, requiring computer evaluation of approximately 200 complex relationships. In short, the existing method of modeling integrated circuits has two major shortcomings:

1) Computer/circuit analysis program limitations generally preclude simultaneous analyses of two or more integrated circuit functions.

2) Existing computer mathematical techniques require excessive Central Processor Unit (CPU) computer time for large circuits, making this approach uneconomical.

The Air Force Weapons Laboratory was fully cognizant of these two deficiencies when it specified its requirements for the development of simplified models for integrated circuits.

The models which have been developed meet the objectives toward which the program was directed. These models are simply described; they are easily used with the computer program (SCEPTRE), and they account for both normal electrical performance and performance in an ionizing and neutron radiation environment. Exact computer duplication of observed laboratory results has not been attempted. It is felt that the computer output results obtained are sufficiently in agreement with the observed measurements and that more precise matching would be a mechanical process which would be both time consuming and uneconomical. However, all of the device models can be used as described, to predict circuit performance with reasonable assurance that the analysis results will represent normal results.
Several approaches were used in the development of the many devices that have been modeled. This diversity of modeling procedure was deliberate. It represents an effort to evaluate whether any single approach might prove to be more desirable, more efficient, or more economical. To this end, the model descriptions reflect three alternative approaches: (1) use of expressions for certain device behavior effects rather than the use of subprograms or functions; (2) inclusion of radiation effects in the model description rather than in the overall circuit description; (3) combinations of the first two alternatives. Early evaluation indicates no single alternative or combination to be superior.

As a consequence of attempting several modeling approaches, none of the model descriptions is in its simplest form. It is felt that CPU analysis time can be reduced with some small additional effort such as reducing the number of elements in the description, using the expression format in place of some of the equations and subprograms, and generally evaluating the manner in which each device was modeled.

This report includes an introductory appendix (Appendix I) as well as a separate appendix for each of the devices modeled. Appendix I provides information concerning all of the devices, such as typical radiation test circuit schematics, photographs of the test installation, a listing of the number of integration steps required by the various models, etc.

Each appendix for a specific device contains a flow chart of the subprograms associated with that device, as well as the radiation test results of a single "representative" sample of the device type.

Due to the manner of configuring the device models, a "computational delay" statement will sometimes be printed. In most instances, the diagnostic is associated with the output impedance resistor, which has a small value; thus this condition does not result in an error of any consequence and may be ignored. Also, due to an idiosyncrasy of the GE 635, a diagnostic statement occurs that is associated with an output step size (XSTPSZ) request. This also should be ignored since the request is honored. Unfortunately, however, due to this condition, the step size is not available for use in the subprograms as an equation argument. Therefore, in the HA2700 operational amplifier subprogram it was necessary to simulate this condition.
SECTION II
TEXAS INSTRUMENTS RSN54L00 NAND GATE

This integrated circuit is a quad, two input positive logic NAND gate. The circuit behaves in such a manner that when the signal on both the inputs is at a logic 1 level, the output is a logic 0. For all other input signal conditions, the output is at a logic 1 level. The truth table describing this behavior is shown in Table II-1.

The logic representation for the quad and the schematic diagram of each of the four gates, is shown in Figure II-1. The electrical characteristics of the device, as defined by the manufacturer, are shown in Table II-2.

The voltage wave forms describing the device behavior and delay characteristics are shown in Figure II-2.

A. MODEL DEVELOPMENT

The computer model that has been developed to duplicate observed performance is shown in Figure II-3 and its computer description in Figure II-4. The subprogram which establishes the logic output signal level and the delay characteristics is shown in Figure II-5. It will be noted in Figure II-5 that provision is made to include the effects of output impedance variation in the model, since this information was available. However, the results of function FR2, which represents a rough approximation of the impedance changes, has not been included in the final model.

The signal input impedances, JA and JB, are represented as zero valued current sources. In SCEPTRE, this implies that the input signal terminals A and B have infinite impedance (although the gates have measurable and varying impedance values which depend upon the applied signal level). This, as a first order approximation, will provide reasonably accurate results. For greater accuracy, the current sources JA and JB should be modeled as "tabled" functions of current versus applied voltages in SCEPTRE. This method will provide a realistic device input impedance representation.

As indicated on Figure II-3 and described on Figure II-4, the voltage associated with the dependent source E1 is determined by the function FN2. This function establishes the value of E1 voltage in accordance with the truth table (Table II-1). As shown in Figure II-5, if either of the input signals is less than or equal to 0.8 volt, then E1 is set equal to 3.1 volts which represents a logic 1.

When both of the input signals are equal to or greater than 1.9 volts, the value of E1 is established as 0.3 volt which represents a logic 0.

If neither of these conditions exists, then E1 is determined to be 3.1 volts minus the absolute value of the smaller of the two applied signals. (The values associated with the function FN2 have been obtained either from published data, Table II-2, or from laboratory tests.)
### TABLE II-1.
**TRUTH TABLE**

<table>
<thead>
<tr>
<th>INPUT</th>
<th>OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

### TABLE II-2.
**ELECTRICAL CHARACTERISTICS**
(Over recommended operating free-air temperature range, unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS*</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{in(1)}$</td>
<td>Logical 1 input voltage required at all input terminals to ensure logical 0 level at output</td>
<td>$V_{CC} = \text{Min.}$, $V_{out(0)} = 0.3V$</td>
<td>1.9</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{in(0)}$</td>
<td>Logical 0 input voltage required at any input terminal to ensure logical 1 level at output</td>
<td>$V_{CC} = \text{Min.}$, $V_{out(1)} = 2.4V$</td>
<td>0.8</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{out(1)}$</td>
<td>Logical 1 output voltage</td>
<td>$V_{CC} = \text{Min.}$, $V_{in} = -0.8V$, $I_{load} = 100 \mu A$</td>
<td>2.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{out(0)}$</td>
<td>Logical 0 output voltage</td>
<td>$V_{CC} = \text{Min.}$, $V_{in} = +1.9V$, $I_{sink} = 2 mA$</td>
<td>0.3</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_{in(0)}$</td>
<td>Logical 0 level input current (each input)</td>
<td>$V_{CC} = \text{Max.}$, $V_{in} = -0.3V$</td>
<td>-0.18</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$I_{in(1)}$</td>
<td>Logical 1 level input current (each input)</td>
<td>$V_{CC} = \text{Max.}$, $V_{in} = -2.4V$</td>
<td>10</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$I_{OS}$</td>
<td>Short circuit output current</td>
<td>$V_{CC} = \text{Max.}$, $V_{in} = -0$, $V_{out} = 0$</td>
<td>-1</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$I_{CC(0)}$</td>
<td>Logical 0 level supply current (each gate)</td>
<td>$V_{CC} = 5V$, $V_{in} = -5V$</td>
<td>0.44</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$I_{CC(1)}$</td>
<td>Logical 1 level supply current (each gate)</td>
<td>$V_{CC} = 5V$, $V_{in} = 0$</td>
<td>0.18</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$\tau_{pdl}$</td>
<td>Propagation delay time to logical 0 level</td>
<td>$C_{L} = 50 \mu F$, $V_{CC} = 5V$, $T_{A} = 25^\circ C$</td>
<td>60</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$\tau_{pd}$</td>
<td>Propagation delay time to logical 1 level</td>
<td>$C_{L} = 50 \mu F$, $V_{CC} = 5V$, $T_{A} = 25^\circ C$</td>
<td>10</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

*For conditions shown as Min. or Max. use Min. = 4.5V, Max. = 5.5V.
Figure II-1. Logic Representation and Schematic Diagram

Figure II-2. Gate Propagation Delay Times
Figure II-4. Computer Model Description

Figure II-5. Model Subprogram
Figure II-6. Test Circuit

Figure II-7. Test Circuit — Computer Description
Figure II-8. Input Signal

Figure II-9. Output Response
Although the device manufacturer indicates on Table H-2 that the switching delay times for either positive or negative going outputs signals will be no greater than 60 nanoseconds, laboratory test measurements on many units indicate not only that both delays are shorter than this worst case value, but that they are different from each other. Therefore, the delay times $t_{pd0}$ and $t_{pd1}$ are established in the model by the time constant $R1 - C1$. This time constant is changed by varying the value of $C1$ depending upon whether a logic 1 or 0 is required as an output signal.

The value of $C1$ is determined by means of subprogram FC2. Thus, $C1$ is set to 550 picofarads unless $E1$ is less than or equal to $E2$. When this latter condition occurs, $C1$ assumes the value of 300 picofarads. Since the output voltage $E2$ is equal to the voltage across the capacitor $C1$ ($JR$, a zero valued current source required by SCEPTRE for dc circuit evaluation conditions, is in parallel with $C1$), a relationship between the input signal levels and the output voltage is readily established. $JR$ is also used as a source of gamma radiation injection in the model, when required. The FORTRAN flow charts associated with these two functions are shown in Appendix II-A.

The output impedance of the device is fixed at 30 ohms. Although this is not an accurate impedance representation for all voltage and load conditions, it provides first order accuracy of output signal level.

The zero valued current source, $JO$, is a dummy element to permit monitoring the device output signal under varying conditions.

The four terminals required for normal usage of the gate are defined on Figure II-3 as $A$ for the "A" input signal, $B$ for the "B" input signal, OUT for the output signal, and GND as the ground connection.

B. MODEL VERIFICATION

To demonstrate the validity of the model, the circuit shown in Figure II-6 was described to the computer. This circuit, which is one of several standards for laboratory measurement, allows for easy variation of load (fanout) as well as simple impedance matching for monitoring equipment. For the particular tests conducted, an oscilloscope was connected between node 3 and ground. The topological description of the circuit for the SCEPTRE circuit analysis program, is shown in Figure II-7.

The results of the computer analysis of the model are presented in Figures II-8 and II-9. Figure II-8 shows the timing for one of input signals as it varies between the logic 1 and 0 levels. The truth table (Table II-1) indicates that the output should be a logic 1 during the time when the signal is at a 0 level and vice versa. Figure II-9 indicates the model response to the described signal condition. The solid line drawn on the computer printout in Figure II-9 gives the observed results of the laboratory measurements for the same operating conditions.

C. RADIATION EFFECTS

1. GAMMA RADIATION

Exposing the device to a nuclear radiation environment may affect normal performance by causing the output signal level to vary. When exposed to pulsed
gamma radiation at dose rate levels of approximately $3 \times 10^{10}$ rads (SI)/second, the performance is slightly momentarily affected. Extensive testing was done by the General Electric Company. The test report with photographic recording of the results is included in Appendix II-B.

When a gamma radiation pulse simulation is caused to occur at about 0.720 microsecond (Figure II-10), the output response of the device is momentarily reduced. Figure II-11 shows both the observed and computer response to the radiation pulse.

When the time of simulated radiation is changed to occur at about 0.410 microsecond (Figure II-12), the device behavior is also momentarily reduced. Figure II-13 shows both the observed and computer response to the radiation pulse. Figure II-14 shows another radiation pulse response, with both the observed and computed results presented. The time of occurrence of the radiation pulse is such that the gate output is in the process of returning to a 0 level; consequently the return is hastened.

When the radiation pulse is caused to occur when the gate output is at a 0 level, the normal reaction is for the output level to increase slightly. Figure II-15 shows both the observed and computer results.

The method for simulating the transient effects induced by the pulsed ionizing gamma radiation is to change the value of $JR$ in Figure II-4. As shown on Figure II-16, $JR$ in device NA is redefined as a function of the voltage across capacitor $C_1$ and a signal that is time dependent and represented by Table 2 of Figure II-16; this change is identified as P1. By changing the time entries in this table (as shown in the rerun descriptions), the radiation simulation is caused to occur whenever desired. For rerun No. 1 on Figure II-16, the ionizing pulse simulation occurs between 755 and 795 nanoseconds. Rerun No. 2 simulates the radiation pulse between 390 and 430 nanoseconds; rerun No. 3, the radiation pulse between 760 and 800 nanoseconds.

P1 also references Table 3, which defines the behavior of the device where it is subjected to gamma radiation. It relates the voltage across the capacitor $C_1$ to the observed device response; this relationship was obtained as a result of laboratory testing. Since the output signal is equal to the voltage existing across the capacitor, the desired computer results can be obtained using this voltage instead of $E_2$. The following sketch graphically depicts Table 3 relationships.
Figure II-10. Simulated Gamma Radiation Pulse

Figure II-11. Output Response to Gamma Radiation
Figure II-12. Simulated Gamma Radiation Pulse

Figure II-13. Response to Gamma Radiation
Figure II-14. Response to Gamma Radiation

Figure II-15. Response to Gamma Radiation
The term 'WRI' will cause a computational delay.

FUNCTIONS

TABLE 2 = 0.00

0.00, 0.00
5.00, 0.00
7.00, 0.00
9.00, 0.00
WRI, 0.00

REMN DESCRIPTION(1)

FUNCTIONS

TABLE 2 = 0.00

3.00, 0.00
5.00, 0.00
7.00, 0.00
9.00, 0.00
WRI, 0.00

REMN DESCRIPTION(1)
After selecting the proper value from the tabled entries (as represented by the sketch), equation Q2 causes it to be multiplied by the value determined from Table 2. Thus except for that interval when the gamma pulse occurs, Table 2 is equal to zero; therefore no change occurs in the current source value.

The figures indicate excellent agreement between the computed results and the laboratory observations.

2. NEUTRON RADIATION

When the device is exposed to neutron radiation conditions, its performance may be degraded either temporarily or permanently. The degree of the degradation as well as the device recovery time, for those conditions which permit recovery, depends upon the exposure level.

Exposure of test circuits to fluence levels of $1.2 \times 10^{14}$ results in an output level reduction of approximately 0.4 volt, when the signal is at a 1 level. The results were observed by the Air Force Weapons Laboratory when they tested these devices and are reported in Reference 1.* Figure II-17 presents the circuit transfer function degradation observed during these tests, for various fluence levels. For condition 4, which represents the fluence level $1.2 \times 10^{14}$, the output signal level drops from about 3.1 volts to approximately 2.7 volts.

The method for incorporating this response change into the model is shown on Figure II-18. The value of the output voltage, $E_2$, is changed from a simple dependency on the voltage across capacitor, $C_1$, to a dependency upon both the capacitor voltage and the fluence level, $P_1$. In this instance, the radiation effects reduce the value of the voltage across $C_1$ by 0.4 volt for all values of voltage.

The computer description to produce an analysis of the device in the test circuit configuration is shown in Figure II-19. The computer provides analyses for both neutron fluence effects and the compounding of fluence and gamma radiation conditions. The results of the analyses are shown in Figures II-20 and II-21, respectively. In each output it can be seen that the positive signal level is reduced from that observed in Figures II-9 and II-11, which represents normal circuit performance.

This method of including fluence effects represents a gross approximation of curve 4 of Figure II-17. A more sophisticated representation would be to describe curve 4 mathematically and allow $P_1$ to represent the resulting equation. However, the present model does demonstrate a satisfactory procedure for incorporating these conditions into the device model description.

1 = INITIAL EXPOSURE
2 = $6.6 \times 10^{13}$ n/cm$^2$
3 = $8.0 \times 10^{13}$ n/cm$^2$
4 = $1.2 \times 10^{14}$ n/cm$^2$
5 = $1.8 \times 10^{14}$ n/cm$^2$
6 = $2.4 \times 10^{14}$ n/cm$^2$

$T_a = 25^\circ C$
$V_{cc} = 5$ V
FANOUT = 10

Figure II-17. Neutron Radiation — Circuit Transfer Function
Figure II-18. Model Description With Neutron Effects

Figure II-19. Neutron Radiation — Test Circuit Description
Figure II-20. Response to Neutron Radiation
Figure II-21. Response to Neutron and Gamma Radiation
SECTION III

FAIRCHILD 9704 FOUR-INPUT NAND GATES

This integrated circuit is a four-input NAND gate. The circuit behaves in such a manner that when the signal on all of the inputs is at a logic 1 level, the output is at a logic 0. For all other input signal conditions, the output is at a logic 1 level.

The logic representation for the gate and the schematic diagram of the circuit are shown on Figure III-1. The electrical characteristics as defined by the manufacturer are shown in Table III-1. The voltage wave forms describing the device behavior and delay characteristics are shown in Figure III-2.

TABLE III-1.

ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS†</th>
<th>MIN</th>
<th>TYP‡</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{in} )</td>
<td>Logical 1 input voltage required at all input terminals to ensure logical 0 level at output</td>
<td>( V_{cc} = \text{MIN} )</td>
<td>2</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( V_{ih} )</td>
<td>Logical 0 input voltage required at any input terminal to ensure logical 1 level at output</td>
<td>( V_{cc} = \text{MIN} )</td>
<td>0.8</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( V_{oh} )</td>
<td>Logical 1 output voltage</td>
<td>( V_{cc} = \text{MIN}, V_{in} = 0.8 \text{ V}_{\text{max}} )</td>
<td>2.4</td>
<td>3</td>
<td>V</td>
</tr>
<tr>
<td>( V_{ol} )</td>
<td>Logical 0 output voltage</td>
<td>( V_{cc} = \text{MIN}, V_{in} = 2 \text{ V} )</td>
<td>0.22</td>
<td>0.4</td>
<td>V</td>
</tr>
<tr>
<td>( I_{io} )</td>
<td>Logical 0 level input current (each input)</td>
<td>( V_{cc} = \text{MAX}, V_{in} = 0.4 \text{ V} )</td>
<td>-1.6</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>( I_{iI} )</td>
<td>Logical 1 level input current (each input)</td>
<td>( V_{cc} = \text{MAX}, V_{in} = 2.4 \text{ V} )</td>
<td>40</td>
<td></td>
<td>( \mu \text{A} )</td>
</tr>
<tr>
<td>( I_{os} )</td>
<td>Short-circuit output current§</td>
<td>( V_{cc} = \text{MAX} )</td>
<td>54</td>
<td>-20</td>
<td>-55</td>
</tr>
<tr>
<td>( I_{CC} )</td>
<td>Logical 0 level supply current/gate</td>
<td>( V_{cc} = \text{MAX}, V_{in} = 5 \text{ V} )</td>
<td>3</td>
<td>5.5</td>
<td>mA</td>
</tr>
<tr>
<td>( I_{CC} )</td>
<td>Logical 1 level supply current/gate</td>
<td>( V_{cc} = \text{MAX}, V_{in} = 0 )</td>
<td>1</td>
<td>2</td>
<td>mA</td>
</tr>
</tbody>
</table>

SWITCHING CHARACTERISTICS, \( V_{cc} = 5 \text{ V}, T_A = 25^\circ \text{C}, N = 10 \)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{pd} )</td>
<td>Propagation delay time to logical 0 level</td>
<td>( C_L = 15 \text{ pF}, R_L = 400 \text{ k\Omega} )</td>
<td>8</td>
<td>15</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{pl} )</td>
<td>Propagation delay time to logical 1 level</td>
<td>( C_L = 15 \text{ pF}, R_L = 400 \text{ k\Omega} )</td>
<td>12</td>
<td>22</td>
<td>ns</td>
</tr>
</tbody>
</table>

†For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions for the applicable device type
‡All typical values are at \( V_{cc} = 5 \text{ V}, T_A = 25^\circ \text{C} \)
§Not more than one output should be shorted at a time
Figure III-1. Logic Representation and Electrical Schematic

Figure III-2. Gate Propagation Delay Times
A. MODEL DEVELOPMENT

The computer model that has been developed to duplicate observed performance is shown in Figure III-3 and the model computer description in Figure III-4. The subprogram which establishes the logic output signal level, the delay characteristics, and the radiation response behavior is shown in Figure III-5. The FORTRAN flow charts associated with these three functions are included in Appendix III-A.

The signal input impedances, JA, JB, JC and JD, are represented as zero valued current sources. In SCEPTRE, this implies that the input signal terminals A through D have infinite impedance (although the gates have measurable and varying impedance values which depend upon the applied signal level). This, as a first order approximation, will provide reasonably accurate results. For greater accuracy, the current sources JA through JD should be modeled in SCEPTRE as "tabled" functions of current versus applied voltages; thus method will provide a realistic device input impedance representation.

As indicated on Figure III-3 and described on Figure III-4, the voltage associated with the dependent source E1 is determined by the function FN4. This function establishes the value of E1 voltage in accordance with the truth table. As shown in Figure III-5, if any of the input signals is less than or equal to 0.8 volt, then E1 is set equal to 3.3 volts which represents a logic 1.

When all of the input signals are equal to or greater than 2.0 volts, the value of E1 is established as 0.4 volt which represents a logic 0.

If neither of these conditions exist, then E1 is determined to be 3.3 volts minus the absolute value of the smallest of the applied signals. (The values associated with the function FN4 have been obtained either from published data, Table III-1, or from laboratory tests.)

The device manufacturer indicates on Table III-1 that the switching delay times $t_{pd1}$ for positive going output signals will be between 8 and 15 nanoseconds; for negative going $t_{pd0}$ output signals, 12 to 22 nanoseconds. The required delay times, $t_{pd0}$ and $t_{pd1}$, are established in the model by the time constant $R1 - C1$. This time constant is changed by varying the value of C1 depending upon whether a logic 1 or 0 is required as an output signal.

The value of C1 is determined by means of subprogram FC4. Thus, C1 is set to 60 picofarads, 150 picofarads, or 200 picofarads depending upon the voltage relationships between E1, E2 and VC1 and whether the output is rising, falling, or a constant. Since the output voltage E2 is equal to the voltage across the capacitor, C1, a relationship between the input signal levels and the output voltage is readily established.

JR is used as a source of gamma radiation injection in the model, when required.

The output impedance of the device is fixed at 25 ohms. Although this is not an accurate impedance representation for all voltage and load conditions, it provides first order accuracy of output signal level. To duplicate actual impedance variations, the value of resistor R2 would be made variable and a function of the load voltage and currents.
9704 - DEVICE MODEL

E1 = f(FN4)
C1 = f(FC4)
E2 = f(VC1) + f(FNVT)
JR = f(FGAM)

Figure III-3. Computer Model
Figure III-4. Computer Model Description

4 INPUT NAND GATE LEVEL SELECT

```
A B C VJC VJD VJD
1 CF4 A 4 INPUT NAND GATE LEVEL SELECT
2 C X = VJA B = VJR C = VJC D = VJD
3 C S = 0, 6, F = 3, 3, G = 3, 0, R = 0, 4
5 IF(A AND B) AND C AND D AND F AND G AND R AND S = 0, GO TO 6
6 FN4 = FN4 + 1
7 RETURN
8 4 FN4 + F
9 RETURN
10 5 FN4 + H
11 RETURN
12 CF4 CAPACITOR SELECTION
13 ENTRY FC4(A, B, C, D, E, F)
14 C A = R1 B = R2 C = 0, 6, D = 2, 0, 6, 12, 2, 0, 9, 2, 0, 6, 12, 2, 0, 9, 2
15 GO TO 16
16 IF(A AND B) AND C AND D AND E AND F = 0, 6, G = 0, 6, QP
17 GO TO 18
18 FN4 = Q
19 RETURN
20 RETURN
21 ENTRY FOAM(A)
22 C GAUSS PERFORMANCE OF GATE
23 IF(A LT 1.0) GO TO 100
24 GO TO 200
25 100 FN4 = 0
26 200 FN4 = 0
27 1000 RETURN
28 ENTRY FN4(A, B, C)
29 C NEUTRON BEHAVIOR OF GATE
30 IF(A AND B) AND C = 0, 6, Z = 0, 6, FN4X
31 FN4 = FN4X
32 500 XV
33 1000 RETURN
34 END
```

Figure III-5. Model Subprogram
The zero valued current source, J4, is a dummy element to permit monitoring the device output signal under varying conditions.

The six terminals required for normal usage of the gate are defined on Figure III-3 as A for the "A" input signal, B for the "B" input signal, C for the "C" input signal, D for the "D" input signal, OUT for the output signal and GND as the ground connection.

B MODEL VERIFICATION

To demonstrate the validity of the model, the circuit shown in Figure III-6 was described to the computer. This circuit, which is one of several standards for laboratory measurement, allows for easy variation of load (fanout) as well as simple impedance matching for monitoring equipment. For the particular tests conducted, an oscilloscope was connected between node 3 and ground. The topological description of the circuit for the SCEPTRE circuit analysis program, is shown in Figure III-7.

The results of the computer analysis of the model are presented in Figures III-8 and III-9. Figure III-8 shows the timing for one of the input signals as it varies between the logic 1 and 0 levels, when the other inputs are maintained at a 1 level. The truth table indicates that the output should be a logic 1 during the time when the signal is at a "0" level and vice versa. Figure III-9 indicates the proper model response to the described signal condition. The rise time, \( t_{\text{pd1}} \) is about 15 nanoseconds; the fall time, \( t_{\text{pd0}} \) about 13 nanoseconds.

C RADIATION EFFECTS

1. GAMMA RADIATION

Exposing the device to a nuclear radiation environment may affect normal performance by causing the output signal level to vary. When exposed to pulsed ionizing rays (gamma radiation) at dose rate levels of approximately \( 3 \times 10^{10} \) rads (Si)/second, the performance is only momentarily affected. Extensive testing was done by the Air Force Weapons Laboratory. The results of these tests were used to obtain the simulated radiation performance.

When a gamma radiation pulse simulation is caused to occur at about 520 nanoseconds (Figure III-10), the output response of the device is momentarily reduced. Figure III-11 shows the computer response to the radiation pulse. The solid line drawn on the figure is the observed laboratory result.

When the radiation pulse is caused to occur when the gate output is at a 0 level, the normal reaction of the output level is to increase. Figure III-12 shows both the observed and computer results.

The method for simulating the transient effects induced by the pulsed ionizing gamma radiation is to change the form of \( J_R \) in Figure III-4. As shown on Figure III-13, \( J_R \) in device NA is redefined as a function of the voltage across capacitor C1 and a signal that is time dependent and represented by Table 2 of Figure III-13; this change is identified as P1. By changing the time entries in this table, the radiation simulation is caused to occur whenever desired. Table 3 of Figure III-13 defines the radiation behavior of the device as a function of the voltage across the capacitor, C1.
Figure III-6. Test Circuit

TEST CIRCUIT FOR 9/04 4 INPUT NAND GATE
RAD MODEL AND AFWL CIRCUIT
STORED AS R9704###

ELEMENTS
NA, IN-1-1-1-2-GND=MODEL 9704
R2, 2-3=4300.
C2, 2-3=2.6E-12
R3, 3-GND=750.
C3, 3-GND=15.E-12
U1, 2-4=MODEL IN3605 (PERM)
R4, 4-5=900.
R5, 6-5=1.
E2, GND-6=2.4
E3, GND-EIN=O1(.3,3,.0,.19,E-19,351,E-9,19,E-9,750,E-9,1,TIME)
R1, EIN-IN= 50.
E1, GND-1=2.4

FUNCTIONS

RUN CONTROLS
STOP TIME = 9 , T=9
MAXIMUM PRINT POINTS = 100

OUTPUTS
ESIG, VR3, PLOT
END

Figure III-7. Test Circuit — Computer Description
Figure III-8. Input Signal

Figure III-9. Output Response
Figure III-10. Simulated Gamma Radiation Pulse

Figure III-11. Response to Gamma Radiation
Figure III-12. 0 Response to Gamma Radiation

TEST CIRCUIT FOR 9704 4 INPUT NAND G.7E
RAD MODEL AND ARTIC CIRCUIT
STORED AS R79548##
ELEMENTS NA,IN=1-1-2-2-0,OMODEL 9704(CHANGE JR.P1)
R2,2.3E7,
C2,2x2.4E-18
R3,5.3E7,
C3,2x0.15,E12
C1,1xMODEL IN5805 'PERM'1
R4,4x2.4E9,
R5,5E7,
E2,20E6,
E3,20E6
DEFINITION
P=92(TABLE 2(R1),TABLE 3(TIME))
P2=HNR(C1)
FUNCTIONS
TABLE 1 = -15,5+3,1,1,3,1,1,4,1,8,
TABLE 2 = 0,1,0,
500,Er=9,6,
215,Er=0,039
925,Er=0,039
340,Er=9,6,
999,Er=9,6?
Q10(A8,C,D,E,F,G,H,Y)
Q21(A8,E,A8B)
RUN CONTROLS
STOP TIME = 999,Er=9,
MAXIMUM PRINT POINTS = 100
OUTPUTS
ES1,ARNA(I1P),PLOT
P1,T2,VRA,PLOT
END

Figure III-13. Gamma Test Circuit Description
2. NEUTRON RADIATION

When the device is exposed to neutron radiation conditions, the performance may be degraded either temporarily or permanently. The degree of the degradation, as well as the device recovery time for those conditions which permit recovery, depends upon the exposure level.

Exposure of test circuits of fluence levels of \(1.2 \times 10^{14}\) results in an output level reduction of approximately 0.4 volt, when the signal is at a 1 level. The results were observed by the Air Force Weapons Laboratory when they tested similar devices and are reported in Reference 1. Figure III-14 presents the circuit transfer function degradation for various fluence levels, as observed during these tests.

For condition 4, which represents the fluence level of \(1.2 \times 10^{14}\), the output signal level drops from about 3.1 volts to approximately 2.7 volts.

The method for incorporating this response change into the model is shown on Figure III-15. The value of the output voltage, \(E_2\), is changed from a simple dependency on the voltage across capacitor \(C_1\), to a dependency upon both the capacitor voltage and the fluence level, \(P_4\).

The computer description to produce an analysis of the device in the test circuit configuration is shown in Figure III-16. To cause the neutron effects to be included in the analysis, the value of \(P_4\) is changed from zero, as stored in the model, to a dependency on function FNVT. This is accomplished through the "change" statement included in the NA callout on the figure. In this instance, the radiation effects reduce the value of the voltage across \(C_1\) by 0.4 volt when the output signal is at a 1 level and increase the voltage by 0.2 volt when the output is at a 0 level. The results of the analysis are shown in Figure III-17. In each output it can be seen that the 1 signal level is reduced from the 3.3 volts observed in Figure III-9 to 2.9 volts, and the 0 signal level is increased from 0.4 volt to 0.6 volt.

This method of including fluence effects represents an approximation of the results shown in curve 4 of Figure III-14. A more sophisticated and accurate representation would be to mathematically describe curve 4 and allow \(P_1\) to represent the resultant equation. However, the present model does demonstrate a satisfactory procedure for incorporating these conditions into the device model description.

---

*Ibid. page 16*
Figure III-14. Neutron Radiation - Circuit Transfer Function
Figure III-15. Model Description With Neutron Effects

```
MODEL 9704 (A-B-C/D-OUT=GND)
4 INPUT HAND GATE
A = INPUT A
B = INPUT B
C = INPUT C
D = INPUT D

ELEMENTS
  JA.3aGND=01
  JB.3bGND=01
  JC.3cGND=01
  JD.3dGND=01
  E1.GND=2xPNA (E2.xKJ, VJ1, VJ2, VN1, VN2, VN3, VN4, VN5, VN6, VN7, VN8, VN9, VN10, VN11)
  R1.2x100
  JR.2xGND=01
  EP.3xGND=2xPNA (VC1=94)
  R2.3xOUT=220
  J4.OUT=GND

DEFINED PARAMETERS
R4=3

OUTPUTS
  VJ1, VN1, VN2, VN3, VN4, VN5, VN6, VN7, VN8, VN9, VN10, VN11
  E2, E3, VJ2, C1, VOL, PLOT
  VJ2, PLOT
```

Figure III-16. Neutron Radiation Test Circuit Description

```
* TEST CIRCUIT FOR 9704 4 INPUT HAND GATE
RAD,MODEL AND AEML CIRCUIT
STORED AS 97004#8
* NEUTRON BEHAVIOR..TEST
ELEMENTS
  H4.4a=1.3-4+2xGND=VJ2E.9704(CGATE.R4P3
  R2.2x3+4300
  R3.2x6GND=12
  C3.2xGND=360
  C4.2xGND=15, E=12
  D1.2xGND=MODEL.1N3605(PERK)
  R4.2x6=600
  R5.2x6=51
  E2.2xGND=2.4
  E3.2xGND=2x2.4, E=9, VJ1=9, VJ2=9, VN1=9, VN2=9, VN3=9, VN4=9, VN5=9, VN6=9, VN7=9, VN8=9
  E5.2xGND=2x2.4
  E6.2xGND=2x2.4
  E7.2xGND=2x2.4
  E4.2xGND=2x2.4

DEFINED PARAMETERS
P1, P2(TABLE 3, TABLE 2(TIME))
P*FOM(VC1, NA)
P*FNTVCNA(0, 0, 0, 2)
FUNCTIONS
TABLE 3.x=0, 1, 2, 3, 4, 5, 6, 7, 8, 9
  500, E=9, 0
  515, E=9, 0, 035
  530, E=9, 0, 035
  840, E=9, 0
  999, E=9, 0
  Q1(A, B)=E, F, G, H, I1
  Q2(A, B)=A, E, F, G, H, I1
RUN CONTROLS
STOP TIME = 999, E=9
MAXIMUM PRINT POINTS = 100
OUTPUTS
E2, FOM(IPP), PLOT
P3, VJ2, PLOT

* THE TERM *VRI, I WILL CAUSE A COMPUTATIONAL DELAY.
```

33
Figure III-17. Output Response to Neutron Radiation
SECTION IV

FAIRCHILD 9774-D FLIP-FLOP

This integrated circuit is a monolithic, edge-triggered flip-flop which accepts independent clear and preset (reset and set) inputs, as well as a clock and "$D$" data (signal) input. Outputs are provided as complementary $Q$ and $\bar{Q}$ signals. Input information is transferred to the outputs on the positive going edge of the clock pulse.

Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. After this clock threshold has been reached, any change in the data input ($D$) is locked out until the next clock pulse.

The schematic diagram of the integrated circuit is shown in Figure IV-1. A simplified functional logic representation of the flip-flop is shown in Figure IV-2 and is represented as six NAND gates.

The truth table which establishes the input-output relationships for the device is shown in Table IV-1 for the condition when the clear and preset signal levels are high, as a logic 1 level. Under these conditions, the clear and preset do not affect the device performance.

<table>
<thead>
<tr>
<th>$t_n$</th>
<th>$t_{n+1}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input</td>
<td>Input</td>
</tr>
<tr>
<td>$D$</td>
<td>$Q$</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

$t_n$ = bit time before clock pulse

$t_{n+1}$ = bit time after clock pulse

The electrical characteristics of the device as defined by the manufacturer, are shown in Table IV-2.
Figure IV-1. Schematic — 9774

Figure IV-2. Logic Representation
TABLE IV-2.

ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS†</th>
<th>MIN</th>
<th>TYP†</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{in}$, = Input voltage required to ensure logical 1 at any input terminal</td>
<td>$V_{cc} = \text{MIN}$</td>
<td>2</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{0}$, = Input voltage required to ensure logical 0 at any input terminal</td>
<td>$V_{cc} = \text{MIN}$</td>
<td>0.8</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{out}$, Logical 1 output voltage</td>
<td>$V_{cc} = \text{MIN}$, $I_{load} = -400 \mu A$</td>
<td>2.4</td>
<td>3.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_{0}$, Logical 0 output voltage</td>
<td>$V_{cc} = \text{MIN}$, $V_{in} = 0.4 \text{ V}$</td>
<td>0.22</td>
<td>0.4</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$I_{1}$, Logical 0 level input current at preset or D</td>
<td>$V_{cc} = \text{MAX}$, $V_{in} = 0.4 \text{ V}$</td>
<td>-1.6</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{out}$, Logical 1 level input current at D</td>
<td>$V_{cc} = \text{MAX}$, $V_{in} = 2.4 \text{ V}$</td>
<td>40</td>
<td></td>
<td></td>
<td>$\mu A$</td>
</tr>
<tr>
<td>$I_{out1}$, Logical 1 level input current at preset or clock</td>
<td>$V_{cc} = \text{MAX}$, $V_{in} = 2.4 \text{ V}$</td>
<td>80</td>
<td>$\mu A$</td>
<td>1</td>
<td>mA</td>
</tr>
<tr>
<td>$I_{out2}$, Logical 1 level input current at clear</td>
<td>$V_{cc} = \text{MAX}$, $V_{in} = 2.4 \text{ V}$</td>
<td>120</td>
<td>$\mu A$</td>
<td>1</td>
<td>mA</td>
</tr>
<tr>
<td>$I_{OS}$, Short-circuit output current§</td>
<td>$V_{cc} = \text{MAX}$, $V_{in} = 0$</td>
<td>5474</td>
<td>-20</td>
<td>-57</td>
<td>mA</td>
</tr>
<tr>
<td>$I_{CC}$, Supply current</td>
<td>$V_{cc} = \text{MAX}$, $V_{in} = 5 \text{ V}$</td>
<td>17</td>
<td>30</td>
<td></td>
<td>mA</td>
</tr>
</tbody>
</table>

†For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions for the applicable device type
‡All typical values are at $V_{cc} = 5 \text{ V}$, $T_{A} = 25\degree \text{ C}$.
§Not more than one output should be shorted at a time.

SWITCHING CHARACTERISTICS, $V_{cc} = 5 \text{ V}, T_{A} = 25\degree \text{ C}, N = 10$

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{pd1}$, Maximum clock frequency</td>
<td>$C_{L} = 15 \text{ pF}$, $R_{L} = 400 \text{ }\Omega$</td>
<td>15</td>
<td>25</td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>$t_{ih}$, Minimum input setup time</td>
<td>$C_{L} = 15 \text{ pF}$, $R_{L} = 400 \text{ }\Omega$</td>
<td>15</td>
<td>20</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{oh}$, Minimum input hold time</td>
<td>$C_{L} = 15 \text{ pF}$, $R_{L} = 400 \text{ }\Omega$</td>
<td>2</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{pd0}$, Propagation delay time to logical 1 level from clear or preset to output</td>
<td>$C_{L} = 15 \text{ pF}$, $R_{L} = 400 \text{ }\Omega$</td>
<td>25</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{000}$, Propagation delay time to logical 0 level from clear or preset to output</td>
<td>$C_{L} = 15 \text{ pF}$, $R_{L} = 400 \text{ }\Omega$</td>
<td>40</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{pd1}$, Propagation delay time to logical 1 level from clock to output</td>
<td>$C_{L} = 15 \text{ pF}$, $R_{L} = 400 \text{ }\Omega$</td>
<td>10</td>
<td>14</td>
<td>25</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{pd0}$, Propagation delay time to logical 0 level from clock to output</td>
<td>$C_{L} = 15 \text{ pF}$, $R_{L} = 400 \text{ }\Omega$</td>
<td>10</td>
<td>20</td>
<td>40</td>
<td>ns</td>
</tr>
</tbody>
</table>

POSITIVE LOGIC. Low input to preset sets Q to logical 1; Low input to clear sets Q to logical 0; Preset and clear are independent of clock

The dynamic performance characteristics of the integrated circuit are shown in Figures IV-3 and IV-4. Figure IV-3 defines the time delay relationships that must exist when the clock and D signals (per Table IV-1) are effective. Figure IV-4 describes the effects of applying the clear and preset signals. The stipulated delay times, $t_{pd1}$ and $t_{pd0}$, for the output response to an applied signal are given in Table IV-2.
VOLTAGE WAVEFORMS

NOTES 1. Clock input pulse has the following characteristics. \( V_{\text{in}} = 3.5 \text{V} \), \( t_r = 5 \text{ns} \), \( t_f = 10 \text{ns} \), \( t_{\text{H}} = 30 \text{ns} \), and \( \text{PRR} = 1 \text{MHz} \).

2. \( D \) input (pulse A) has the following characteristics: \( V_{\text{in}} = 3.5 \text{V} \), \( t_r = 5 \text{ns} \), \( t_f = 10 \text{ns} \), \( t_{\text{H}} = 60 \text{ns} \), and \( \text{PRR} = 50\% \) of the clock PRR. \( D \) input (pulse B) has the following characteristics. \( V_{\text{in}} = 3.5 \text{V} \), \( t_r = 5 \text{ns} \), \( t_f = 10 \text{ns} \), \( t_{\text{H}} = 5 \text{ns} \), \( t_{\text{L}} = 60 \text{ns} \), and \( \text{PRR} = 50\% \) of the clock PRR.

Figure IV-3. Flip-Flop Switching Times

VOLTAGE WAVEFORMS

NOTE: 1. Clear and preset inputs of the 9774 dominate regardless of the state of clock or \( D \) inputs.

Figure IV-4. PRESET/CLEAR Propagation Delay Times
A. MODEL DEVELOPMENT

The computer model that has been developed to duplicate observed (and/or manufacturer published) performance is shown in Figure IV-5. The clock (CK), preset (SET), clear (RS) and D (D) voltages are defined as the input signals. The required response delays, as indicated in Table IV-2, are controlled by the time constants $R_1 - C_1$ and $R_2 - C_2$, for $Q$ and $\bar{Q}$ ($QB$) respectively. The computer model description is shown in Figure IV-6; the subprograms that establish the proper logic output signal levels, the delay characteristics, and the radiation response behavior are shown in Figure IV-7.

The signal input impedances, JCK, JS, JRS, and JD, are represented as zero valued current sources. In SCEPTRE, this implies that the input signal terminals, CK, SET, RS and D, have infinite impedance (although the gates have measurable and varying impedance values which depend upon the applied signal level). This, as a first order approximation, will provide reasonably accurate results. For greater accuracy, the current sources should be modeled as "tabbed" functions of current versus applied voltages in SCEPTRE. This method will provide a realistic device input impedance representation.

As indicated on Figure IV-6, the voltage associated with the dependent source $E_1$ is determined by the function $FEI$. This function establishes the value of $E_1$ voltage in accordance with the truth table of Table IV-1. As shown in Figure IV-7 which describes the function, if either the set or reset input signals are a logic 0, they override all other signal conditions and establish the value of $E_1$ to be a logic 1 for a 0 SET input or a logic 0 for a RESET input. All other normal device performance conditions are controlled by the function. A flow diagram for this function is shown in Appendix IV-A.

To assure that the device triggers on the leading (positive going) edge of the clock pulse, the function $FEI$ monitors the clock signal. When the clock signal voltage is less than or equal to the preceding observation, the value associated with $E_1$ is maintained constant. When the clock signal voltage is measured to be greater than the preceding value, it is tested to determine whether it is greater than a 0 value of 0.8 volt and less than a 1 value of 2.0 volts, since the device manufacturer indicates that the clock pulse is effective only in this range of values. When the clock level is within this range, the signal at the D input terminal is transferred to the output stage of the model. If the clock voltage is not between these values, no change is permitted to the previously set voltage of $E_1$.

When the clock voltage is established as a positive going signal and is determined to be within the prescribed range, the subprogram evaluates the voltage level of the input signal D. Then, in accordance with the truth table, if the input signal is a 1, $E_1$ is set equal to 3.0 volts. If the input signal is a 0, $E_1$ is set equal to 0.1 volt.

The voltage across $C_1$, and $JR_1$ which is in parallel with it, is determined by the voltage $E_1$. In turn, the output voltage, $Q$, is directly related to the voltage across $JR_1$ through $E_3$.

$\bar{Q}$ is defined as the complement of $Q$; therefore $E_2$, which establishes the signal level for $QB$ in the model, is computed to be 3.1 volts minus the value of the voltage across $E_1$. Thus when $E_1$ is set to 3.0 volts or a logic 1 by the function $FEI$, $E_2$ is equal to 0.1 volt, a logic 0. When $E_1$ is set to 0.1 volt, $E_2$ is then 3.0 volts or a
Figure IV-5. D Flip-Flop Model
MODEL 9774 (CK-N-SET-RS-O-33-0)
DUAL D FLOP FLOT
VERSION 3

ELEMENTS
JCK, CK=0
e=0
JS, SET=0=0
JR, RS=0=0
J0, D=0=0
J0, Q=0=0
J0, QH=0=0
E1, 0-1=FEI(VJS, VJPS, VJCK, VJD, TIME)
R1, 1-2=100
C1, 2-0=FKC(E1, VC1)
JR1, 2-0=31(T1(VJRI, T2)
E2, 0-5=X1(3, 1-1)
R2, 3-4=100
C2, 4-0=FKC(E2, VC2)
JR2, 4-0=31(T1(VJRI, T2)
E3, 0-0=82(VJRI
R3, 5-3=100
E4, 6-0=83(VJRI
R4, 6-0=H=100

FUNCTIONS
Q1(A, B) = A•B
T1=
0, 0,
1, 0,
2, 0,
3, 0.

OUTPUTS
VJQ, VJPS, VC1, VC2, E1, E2, E3, E4, C1, C2, PLOT

---

Figure IV-6. Computer Model Description

---

Figure IV-7. Model Subprogram
logic 1. In an analogous manner to the Q signal, QB is directly related to the voltage across C2 (JR2) through E4.

The time delays associated with the various controlling signals, as defined by the manufacturer, are given in Table IV-2. To obtain these delays, the time constants R1 - C1 and R2 - C2 are used. Since the time delay, $t_{pd1}$, associated with an increase in the value of Q and $Q'$ is different from that associated with a decrease in the signal levels, $t_{pd0}$, the values of C1 and C2 are changed. This is accomplished by means of the function subprogram, FKC. This subprogram sets the values of C1 and C2 equal to 300 picofarads if voltage sources E1 or E2, respectively, are greater than, or equal to, the Q voltage levels. If these voltage sources are less than the Q voltages, C1 and C2 are set to 250 picofarads.

The output impedance associated with Q and QB is fixed at 100 ohms. Although this is not an accurate impedance representation for all voltage and load conditions, it provides first order accuracy of output signal level. To duplicate actual impedance variations, the value of resistor R2 would be made variable and a function of the load voltage and currents.

The zero valued current sources, $J_Q$ and $J_{QB}$, are dummy elements to permit computer monitoring of the output signals under varying performance conditions.

The seven terminals required for normal computer use of the circuit are defined on Figure IV-5 as CK for the clock input signal, SET and RS for the set and reset signals respectively, D for the signal input, Q and QB for the outputs and 0 for the ground connection.

B. MODEL VERIFICATION

To demonstrate the validity of the model, the circuit shown in Figure IV-8 was described to the computer. Figure IV-8(A) is used to demonstrate the preset and clear functions. To demonstrate the clock and D input signal functions, the circuit shown in Figure IV-8(B) was used. The topological description for the SCEPTRE circuit analysis program for Figure IV-8(A) is shown in Figure IV-9.

The results of the computer analysis of this circuit are shown in Figures IV-10 through IV-13. Figures IV-10 and IV-11 indicate the set and reset input signals. Figures IV-12 and IV-13 show the circuit responses to these input signals; Figure IV-12 shows the Q output, and Figure IV-13, the $Q'$ output. Comparing the time relationships between Figures IV-10 and IV-12, it is observed that when the RESET goes to a 0 level, the Q signal is forced to a 0 and remains there. Only when the SET voltage is reduced to a 0 is the Q signal caused to return to a 1 level (Figure IV-11).

Figures IV-14 through IV-18 present the same information for the Figure IV-8(B) circuit which tests the circuit response to the clock and D input signals. Figure IV-14 describes the circuit topology as input to the computer; Figure IV-15 shows the clock input, Figure IV-16 the signal input, Figure IV-17 the circuit response at the Q output terminal, and Figure IV-18 the Q output terminal response. Drawn on Figure IV-17 and Figure IV-18 are the results observed in the laboratory. The $t_{pd1}$ time (i.e., the time delay from the clock signal reaching 1.5 volts and the Q signal falling to 1.5 volts) is 14 nanoseconds. The manufacturer specifies 14 nanoseconds as typical.
Test Circuit for Set and Reset "D" Flip-Flop - 7474

Test Circuit for Clock and "D"

Figure IV-8. Test Circuits
9774 SWITCHING TIME TEST
AFNL CIRCUIT
TEST FOR SET AND RESET

ELEMENTS
ES, GND = S = T1
ERS, GND = RS = T3
EC, GND = C = 3.3
ED, GND = D = 3.3
F1, C = D = S = RS = 9-98 = GND = MODEL 9774
R1, 4, 41 = 4300
C1, 41 = 2, E-12
R2, 41 = 750
C2, 41 = 11, 5E-12
D1, 4, 5 = MODEL 1N3605 (PERM)
R5, 4 = 2, 600
EL, GND = 7 = 2.4
R3, 48 = Q2 = 4300
C3, 48, 52 = 2, E-12
R4, 92 = GND = 750
C4, 92 = GND = 11, 5E-12
Q2, 92 = 6 = MODEL 1N3605 (PERM)
R6, 6 = 7 = 600

FUNCTIONS
T1 = 0, 5, 250, E-9, 3, 5, 259, E-9, 0, 300, E-9, 0, 309, E-9, 3.5
T3 = 0, 5, 100, E-9, 3, 5, 109, E-9, 0, 150, E-9, 0, 159, E-9, 3.5
T2F1 =
0
10, E-9, 10
20, E-9, 10
30, E-9, 0
200, E-9, 0
210, E-9, 10
220, E-9, 10
230, E-9, 0
280, E-9, 0
290, E-9, 10
300, E-9, 10
310, E-9, 0
650, E-9, 0
660, E-9, 10
670, E-9, 10
680, E-9, 0
1000, E-9, 0
1010, E-9, 100
1020, E-9, 100
1030, E-9, 0

OUTPUTS
ERS, SET, ERS(RESET), PLOT
XSTPSZ, PLOT
RUNCONTROLS
START TIME = -50, E-9
MAXIMUM PRINT POINTS = 100
COMPUTER TIME LIMIT = 5, 5
STOP TIME = 350, E-9

Figure IV-9. Test Circuit Description for SET and RESET
Figure IV-10. SET Input Signal

Figure IV-11. RESET Input Signal
Figure IV-12. Q-Output

Figure IV-13. Q̅-Output
Figure IV-14. Test Circuit Description for CLOCK and SIGNAL
Figure IV-15. CLOCK Input Signal

Figure IV-16. Input Signal
It should be noted that the first 80 to 85 nanoseconds on Figure IV-17 and IV-18 represent an initializing condition; i.e., the time required for the circuit/devices to establish a quiescent performance condition. The positive initializing time required on Figure IV-12 is somewhat reduced since the computer is started at 50 nanoseconds before the analysis is started (t = -50 nanoseconds). However, normal circuit/device performance is demonstrated to exist after this condition is reached.

C. RADIATION EFFECTS

1. GAMMA RADIATION

Exposing the device to a nuclear radiation environment may affect normal performance by causing the Q and $\bar{Q}$ signal levels to vary. When exposed to pulsed gamma radiation at dose rate levels of approximately $3 \times 10^{10}$ rads (Si)/second, the performance is only temporarily affected. Extensive testing was done by the General Electric Company on four devices (each containing two 9774 circuits). The test report with photographic recording of the results is included in Appendix IV-B. Although no attempt was made to duplicate all of the radiation exposure conditions, several "typical" conditions were selected. These are identified as condition 8, 10 and 11.

To appropriately include the radiation effects it was necessary to modify the device model. This was accomplished by changing the entries for Table T1 in the model description (Figure IV-6), to reflect the response of the circuit to the radiation in such a manner as to agree with the observed results. Consequently, the listing was changed to indicate a value of -1 when the voltage across JR1 and/or JR2 is 0 volts, a value of -0.5 when the voltage is 1 volt, a value of +0.5 when the voltage is 2 volts, and a value of +1.5 when the voltage is 3 volts. Figure IV-19 shows the manner in which this was accomplished.

For condition 11, the radiation effect in the computer is caused to occur when the time equals 250 nanoseconds. The gamma ray pulse is 30 nanoseconds wide and is described in Table 2F1 (T2F1) on Figure IV-20. Condition 11 requires that the preset and clear be set "high", and the clock and data be set "low", which results in the Q being high and $\bar{Q}$ low. These conditions exist at 250 nanoseconds, at which time the radiation effects are simulated.

Figure IV-21 indicates the relative signal levels versus time for the three simulated conditions. Since the preset and clear signals are maintained at a constant, non-interfering level for all test conditions, they are not shown on this figure.

The result of this application of simulated radiation is shown in Figures IV-22 and IV-23 for Q and $\bar{Q}$ respectively. Drawn on the computer printouts are the results observed during the actual tests. The varying clock pulse is shown on Figure IV-24.

Condition 10 test requirements are that the clock be "low" and the data "high" while Q is "low" and $\bar{Q}$ is "high". These conditions exist at 660 nanoseconds, at which time the radiation effects are simulated.

Condition 8 test requirements are that the clock and data are "high" while Q is "high" and $\bar{Q}$ is "low". These conditions exist at 935 nanoseconds, at which time the radiation effects are simulated.
Figure IV-19. Computer Model Description With Gamma Effects

```
MACH v774(cq-sei-5s-5-0q-8)
METHOD  FLIPFLOW

ELE ME RS
JCK,CK=0.8
J5,SE=0.8
J3,RS=0.8
J2,RS=0.8
JU,R,S=0.8
JU,SB=0.8

E1,=1=JF1(VJS,VJNS,VJCK,VJU,TIME)
E1,=1=F1

C1,0=5K(C1,VC1)
C1,1=5K1(VJ1R1),T2
E2,=1=11,1=1
C2,=5=5K(C2,VC2)
C2,=5=5K1(VJ2R2),T2
E3,=5=5K(VU1)
C3,=5=5K(VU3)
F4,=5=5K(VU2)
R4,=5=5K(VU4)

FUNCTIONS
H(A,B,X)=1
1
1...=5
2...5
3...5

INPUTS
VLD,VT,VCU,VC2,E1,E2,E3,E4,E5,PL0
VLD,VT,PL0

Figure IV-20. Gamma Radiation - Test Circuit Description
```

Figure IV-20. Gamma Radiation - Test Circuit Description
Figure IV-21. Simulated Gamma - Signal Timing Conditions

Figure IV-22. Q-Response for Condition 11
Figure IV-23. $\overline{Q}$-Response for Condition 11

Figure IV-24. Clock Input Signal for Gamma Radiation Simulations
The results of the simulated radiation injection for both of these test conditions are shown on Figures IV-25 and IV-26 for Q and Q respectively. Drawn on the computer printouts are the results observed during actual tests.

The figures indicate excellent agreement between the computed results and the laboratory test observations.

2. NEUTRON RADIATION

When the device is exposed to neutron radiation conditions, its performance may be degraded either temporarily or permanently. The degree of the degradation, as well as the device recovery time for those conditions which permit recovery, depends upon the exposure level.

Exposure of test circuits to fluence levels of $1.2 \times 10^{14}$ results in an output level reduction of approximately 0.4 volt, when the output signal is at a 1 level. When the output signal is at a 0 level, the voltage is increased by about 0.2 volt. These results were observed by the Air Force Weapons Laboratory when they exposed these devices and are reported in Reference 1.

Figure IV-27 presents the circuit transfer degradation observed during these tests, for various fluence levels. For curve 4, which represents the test condition 4, the output signal level drops from about 3.1 volts to approximately 2.7 volts and rises from about 0.4 volt to approximately 0.6 volt.

The method for incorporating this response change into the model is shown in Figure IV-28. The value of voltage sources E3 and E4, and thus the output voltage EQ and EQB, are changed from a simple dependency on the voltage across sources JR1 and JR2, respectively, to a dependency upon both the voltage across the source and the fluence level, the fluence being defined as P2. This change in dependency is accomplished by use of an additional subroutine, FNVT.

The subroutine FNVT is shown on Figure IV-7; the computer circuit description to produce the analysis in Figure IV-29. The inclusion of the neutron exposure effects is accomplished by redefining P1 and P2, in the model callout, to be P5 and P6 respectively. P5 and P6 establish the values for FNVT and thus modify the values of E3 and E4 in the device model.

The effect of the subroutine FNVT is seen in Figures IV-30 and IV-31, for Q and Q respectively. In Figure IV-30, the 1 level voltage is reduced from about 2.9 volts (Figure IV-12) to approximately 2.5 volts and the 0 signal has been increased from about 0.2 volt to 0.4 volt. These results agree with the observed laboratory data.

This method of including fluence effects represents an approximation of the results shown in curve 4 of Figure IV-27. A more sophisticated and accurate representation would be to mathematically describe curve 4 and allow P5 and P6 to represent the resultant equation. However, the present model does demonstrate a satisfactory procedure for incorporating these conditions into the device model description.
Figure IV-25. $Q$-Response for Conditions 8 and 10

Figure IV-26. $\bar{Q}$-Response for Conditions 8 and 10
Figure IV-27. Neutron Radiation - Circuit Transfer Function
MODEL 9774, (CLK=D-SET=RS-Q=QB=Q)

DUAL D FLIPFLOP

VERSION 3

ELEMENTS

JCK, CLK=0#0
JS, SET=0#0
JRS, RS=0#0
JD, D=0#0
JQ, Q=0#0
JOB, QB=0#0

E1, 0#1=FEI(VJS, VJRS, VJCK, VJD, TIME)
R1, 1#2=100.
C1, 2#0=AFC(E1, VC1)
JR1, 2#0=U(T1(VJR1), T2)
E2, 0#3=13(3, 1=#E1)
R2, 3#4=100.

FUNCTIONS

Q1(A#B)=(A#B)

DEFINED PARAMETERS

P1#0
P2#0

OUTPUTS

VJR, VJQP, E3, E4, PLOT

Figure IV-28. Model Description With Neutron Effects

Figure IV-29. Neutron Radiation - Test Circuit Description
Figure IV-30. Q-Response to Neutron Radiation

Figure IV-31. Q̅-Response to Neutron Radiation
The RSN54L72 flip-flop operates on the basis of the master-slave principle in which the output changes state on the negative going edge of the clock pulse. The device features multiple J and K inputs with direct PRESET (SD) and CLEAR (RD) capability for asynchronous operation, and complementary Q and Q outputs. Logic information present on the J and K inputs, plus information fed back from the Q and Q outputs, sets the master section. The sequence of operation for this device is as follows:

1) With the clock input at a logic 0 level, the master section is isolated from the slave section by transfer gates.

2) As soon as the clock pulse rises and reaches the clock input threshold level of 1.5 volts, logic information present on the J and K inputs is entered into the master section.

3) With the clock at a logic 1 level, the master section remains isolated from the slave. As the clock pulse begins to fall, the input NAND gates become disabled and the transfer gates are turned on.

4) As soon as the clock pulse falls to the threshold level (approximately 1.5 volts), the logic information present at the output of the master section is transferred to the slave, which controls the output.

As long as the logic information on the J and K inputs remains stable, the flip-flop will respond in accordance to the truth table whenever the clock makes a 1 to 0 transition. Because the flip-flop operates on dc levels rather than dynamic signal changes, no maximum rise and fall times are imposed on the clock or J and K waveforms.

The asynchronous PRESET (SD) and CLEAR (RD) inputs may be applied at any time and will override the effect of the clock input pulse. The SD and RD are active when in a low (logic 0) state.

The schematic diagram of the integrated circuit is shown in Figure V-1. The functional logic representation is shown in Figure V-2 and is represented by eight NAND and four NOR gates.

The truth table for the device as described by the manufacturer is shown in Table V-1 for the condition when the PRESET (SD) and CLEAR (RD) signal levels are high (at 1 level).

The electrical characteristics of the device defined by the manufacturer are shown in Table V-2.
Figure V-1. Schematic RSN54L72 Master-Slave Flip-Flop
Figure V-2. Functional Logic Representation
TABLE V-1.

TRUTH TABLE

<table>
<thead>
<tr>
<th>INPUTS AT t_n</th>
<th>OUTPUTS AT t_n + 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>J</td>
<td>K</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
</tr>
</tbody>
</table>

J = J1 • J2 • J3  
K = K1 • K2 • K3  
t_n = bit time before clock pulse  
t_n + 1 = bit time after clock pulse  
Q_n = level of output Q at t_n  
Q_n = complement of Q_n or level of output Q at t_n

TABLE V-2.

ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range, unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS*</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{in(1)}</td>
<td>V_{CC} &gt; Min.</td>
<td>1.9</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>V_{in(2)}</td>
<td>V_{CC} &gt; Min.</td>
<td>0.8</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>V_{out(1)}</td>
<td>V_{CC} &gt; Min.</td>
<td>2.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>V_{out(2)}</td>
<td>V_{CC} &gt; Min.</td>
<td>0.2</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>I_{n(0)}</td>
<td>V_{CC} &gt; Max. V_{In} &gt; 0.3V</td>
<td>-0.18</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{n(0)}</td>
<td>V_{CC} &gt; Max. V_{In} &gt; 0.3V</td>
<td>-0.46</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{n(1)}</td>
<td>V_{CC} &gt; Max. V_{In} = 2.4V</td>
<td>10</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{n(1)}</td>
<td>V_{CC} &gt; Max. V_{In} = 5.5V</td>
<td>100</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{n(1)}</td>
<td>V_{CC} = Max. V_{In} = 2.4V</td>
<td>20</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{n(1)}</td>
<td>V_{CC} = Max. V_{In} = 5.5V</td>
<td>200</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{n(1)}</td>
<td>V_{CC} = Max. V_{In} = 2.4V</td>
<td>20</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{n(1)}</td>
<td>V_{CC} = Max. V_{In} = 5.5V</td>
<td>200</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{cc}</td>
<td>V_{CC} = Max.</td>
<td>-1</td>
<td>mA</td>
<td>-15</td>
<td>mA</td>
</tr>
<tr>
<td>I_{cc}</td>
<td>V_{CC} = 5V, V_{in(hold)} = 0</td>
<td>14</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{clock}</td>
<td>V_{CC} = 5V, V_{in(hold)} = 0</td>
<td>3</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{d1}</td>
<td>V_{CC} = 5V, V_{in(hold)} = 0</td>
<td>75</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{d2}</td>
<td>V_{CC} = 5V, V_{in(hold)} = 0</td>
<td>150</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{d3}</td>
<td>V_{CC} = 5V, V_{in(hold)} = 0</td>
<td>75</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{d4}</td>
<td>V_{CC} = 5V, V_{in(hold)} = 0</td>
<td>150</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*For conditions shown as Min or Max, use Min = 4.5V, Max = 5.5V

62
A. MODEL DEVELOPMENT

1. MODEL 1

Two models were developed for the RSN54L72 flip-flop. The initial modeling approach was to simplify the logic, as represented in Figure V-2, by eliminating the NOR functions. These functions would be included in the model by means of several FORTRAN statements. The revised and simplified logic diagram to perform the flip-flop function is shown in Figure V-3 and consists of eight interconnected NAND gates. Each input and output terminal required to interface with the outside world is represented in SCEPTRE by a zero valued current source as shown in Figure V-4. The general black-box model representation is also shown in this figure.

Figure V-4 is the SCEPTRE model for Figure V-3. It shows the representation for the two input NAND stages (E1 and E2) which respond primarily to external signals, the intermediate stages (E3 through E6) which represent the master-slave relationships, and the output gates (E7 and E9). This model uses two variations of the basic 2 input NAND gate, a three input version, and a six input version. The voltage sources E8 and E10 are included to provide decoupling of any load effects on the model outputs, Q and \( \overline{Q} \), and also to allow for incorporation of the neutron effect in the model.

The operation of each stage is as follows: (references are to Figure V-11)

- If any of the inputs is less than 0.8 volt, the voltage generator (E) is set at 3 volts. This is achieved through statement 90.
- If all of the inputs are greater than 1.9 volts, the voltage generator is set at 0.1 volt. This is achieved by statement 110.
- For intermediate values of input, the lowest input voltage controls the value of the voltage generator. This is achieved by statement 130.
- To control the delay between the time the clock signal falls to 1.5 volts and the circuit reaches the same level, it is necessary to provide a time delay circuit. This is achieved by means of the resistor-capacitor (R-C) network present in each gate circuit. Since the rise and fall times are different, the value of the capacitor is changed. The capacitor is set at one of the two values depending upon whether the output signal level is rising or falling. This is achieved by statement 290.

The current generator is used in each gate because each of the gates may be in a different state. A load circuit, for demonstrating proper device performance, is applied to both the Q and \( \overline{Q} \) terminals (as shown in Figure V-16).

The clock timing is shown in Figure V-5; the Q output without radiation, in Figure V-6; with arbitrarily injected radiation, in Figure V-7. Figure V-8 shows the Q output without radiation; Figure V-9 shows the output with arbitrarily injected radiation. In both Figures V-7 and V-9, the radiation injection is intended to demonstrate the ability of the model to accept the gamma pulse and not to simulate any expected performance.
Figure V-3. Logic Diagram

Figure V-4. RSN54L72 Device Model #1
Figure V-5. Clock Timing

Figure V-6. Q Output Without Radiation
Figure V-7. Q Output With Radiation

Figure V-8. Q Output Without Radiation
The SCEPTRE description of the J-K flip-flop model is shown in Figure V-10. Table T1 of this figure is an arbitrary table to be used to demonstrate the response of the model to a gamma impulse radiation.

The function subprogram used in the calculation of the transfer function for the NAND gates and the variable delay time is shown in Figure V-11.

The circuit description used in SCEPTRE for the gamma radiation effects evaluation is shown in Figure V-12. Table T2F1 of this figure describes the time when the arbitrary radiation is caused to occur.
70 MODEL DESCRIPTION
80 MODEL RSN54L72 (CK-K1-K2-K3-SET-RS-J1-J2-J3-Q-QB-0)
90 J K FLIPFLOP
100 ELEMENTS
110 JCK, CK-0=0
120 JK1, K1-0=0
130 JK2, K2-0=0
140 JK3, K3-0=0
150 JS, SET-0=0
160 JRS, RS-0=0
170 J1, J1-0=0
180 J2, J2-0=0
190 J3, J3-0=0
200 JQ, QB-0=0
210 JQB, QB-0=0
220 $E_1$, 0-1=FE6 (V?CK, VJK1, VJK2, VJK3, VJS, VJO, .8, 3, 1.9, 1.2, 7)
230 $R_1$, 1-2=100
240 $C_1$, 2-0=FKC ($E_1$, VC1, 450E-12, 180.E-12)
250 $JR_1$, 2-0=Q1 ($T_1$ (VJR1), $T_2$)
260 $E_2$, 0-3=PE6 (VJCK, VJ1, VJ2, VJ3, VJS, VJQ9, .8, 3, 1.9, 1.2, 7)
270 $R_2$, 3-4=100
280 $C_2$, 4-0=FKC ($E_2$, VC2, 450E-12, 180.E-12)
290 $JR_2$, 4-0=Q1 ($T_1$ (VJR2), $T_2$)
300 $E_3$, 0-5=PE3 (VJR2, VJS, VJR4, 1.2, 3, 1.5, 1, 2.7)
310 $R_3$, 5-6=100
320 $C_3$, 6-0=FKC 'E3, VC3, 430. E-12, 150.E-12)
330 $JR_3$, 6-0=Q1 ($T_1$ (VJR3), $T_2$)
340 $E_4$, 0-7=PE3 (VJR1, VJR3, 1.2, 3, 1.5, 1, 2.7)
350 $R_4$, 7-8=100
360 $C_4$, 8-0=FKC ($E_4$, VC4, 430.E-12, 150.E-12)
370 $JR_4$, 8-0=Q1 ($T_1$ (VJR4), $T_2$)
380 $E_5$, 0-9=PE2 (VJR1, VJR4, 1.2, 3, 1.5, 1, 2.7)
390 $R_5$, 9-10=100
400 $C_5$, 10-0=FKC ($E_5$, VC5, 430. E-12, 150.E-12)
410 $JR_5$, 10-0=Q1 ($T_1$ (VJR5), $T_2$)
420 $E_6$, 0-11=PE2 (VJR2, VJR3, 1.2, 3, 1.5, 1, 2.7)
430 $R_6$, 11-12=100
440 $C_6$, 12-0=FKC ($E_6$, VC6, 430.E-12, 150.E-12)
450 $JR_6$, 12-0=Q1 ($T_1$ (VJR6), $T_2$)
460 $E_7$, 0-13=PE3 (VJS, VJR6, VJQB, 1.2, 3, 1.5, 1, 2.7)
470 $R_7$, 13-14=100
480 $C_7$, 14-0=FKC ($E_7$, VC7, 430.E-12, 150.E-12)
490 $JR_7$, 14-0=Q1 ($T_1$ (VJR7), $T_2$)
500 $E_8$, 0-15=X1 (VJR7)
510 $R_8$, 15-0=100
520 $E_9$, 0-16=FE3 (VJR5, VJR6, VQ, 1.2, 3, 1.5, 1, 2.7)
530 $R_9$, 16-17=100
540 $C_9$, 17-0=FKC ($E_9$, VC9, 430.E-12, 150.E-12)
550 $JR_9$, 17-0=Q1 ($T_1$ (VJR9), $T_2$)
560 $E_10$, 0-18=X2 (VJR9)
570 $R_10$, 18- QB=100
580 FUNCTIONS
590 Q1 (A, B) = (A*B)
600 T1=
610 0, .0001
620 1.9, .001
630 2.9, 6
640 1.1, .0001
650 OUTPUTS
660 VJQ, VJQB, JR1, VC1, JR2, VC2, JR3, VC3, JR4, VC4, JR5, VC5, PLOT
670 JR6, VC6, JR7, VC7, JR9, VC9, VJS, VJR5, PLOT

Figure V-10. Computer Description - Model #1
OLD DESIGN/FE6,R
READY
*LIST

10$I,N
20$:IDENT:150349-433-2536
30$:USERID:CIRCUIT$ANALYSIS
40$: FORTRAN
50$:PRMFL:B*,R/W,S,DESIGN/BJK
60$:REMOTE:*,IQ

FUNCTION FE6(A,B,C,D,E,F,G,H,P,Q,Y)
IF(A.LE.G .OR. B.LE.G .OR. C.LE.G .OR. D.LE.G
* .OR. E.LE.G .OR. F.LE.G) GO TO 4
IF(A.GE.P .AND. B.GE.P .AND. C.GE.P .AND.
* D.GE.P .AND. E.GE.P .AND. F.GE.P) GO TO 5
FE6=Y-AMIN1(A,B,C,D,E,F)
RETURN

ENTRY FE2(A,B,G,H,P,Q,Y)
IF(A.LE.G .OR. B.LE.G) GO TO 4
IF(A.GE.P .AND. B.GE.P) GO TO 5
FE6=Y-AMIN1(A,B)
RETURN

ENTRY FE3(A,B,C,G,H,P,Q,Y)
IF(A.LE.G .OR. B.LE.G .OR. C.LE.G) GO TO 4
IF(A.GE.P .AND. B.GE.P .AND. C.GE.P) GO TO 5
FE6=Y-AMIN1(A,B,C)
RETURN

ENTRY FKC(A,B,C,D)
X=C
IF(A.GE.B)X=D
FE6=X
RETURN

END

Figure V-11. Model Subprogram
CIRCUIT DESCRIPTION

RSN54L72 SWITCHING TIME TEST

ELEMENTS

F1,C-K-K-S-RS-J-J-J-Q-QB-O=MODEL RSN54L72

ES,O-S=T1

ERS,0-RS-2.4

EC,u-C=FGEN(0,3,0,15E-9,185.E-9,15E-9,400.E-9,100,TIME)

ERS,0-RS-2.4

EK,0-K=FGEN(3,3,-15.E-9,15E-9,200.E-9,15E-9,800.E-9,100,TIME)

EJ,0-J=FGEN(3,3,-15.E-9,15E-9,200.E-9,15E-9,1600.E-9,100,TIME)

R1,Q-Q1=4300

C1,Q-Q1=2.E-12

R2,Ql-0=750

C2,Q1-0=11.5E-12

D1,Q-5=MODEL 1N3605 (PERM)

R5,5-7=800

R3,QB-Q2=4300

C3,QB-Q2=2.E-12

R4,Q2-0=750

C4,Q2-0=11.5E-12

D2,QB-6=MODEL 1N3605 (PERM)

R6,6-7=800

FUNCTIONS

T1=-50.E-9,0,-50.E-9,2.4

T2=0,0

10.E-9,10

20.E-9,10

30.E-9,0

200.E-9,0

210.E-9,10

220.E-9,10

230.E-9,0

280.E-9,0

290.E-9,10

300.E-9,10

310.E-9,0

650.E-9,0

660.E-9,10

670.E-9,10

680.E-9,0

1000.E-9,0

10100.E-9,100

10200.E-9,100

10300.E-9,0

1040.E-9,0

1050.E-9,0

1060.E-9,10

1070.E-9,10

1080.E-9,0

1090.E-9,0

1100.E-9,0

1110.E-9,0

1120.E-9,0

1130.E-9,0

1140.E-9,0

1150.E-9,0

1160.E-9,0

1170.E-9,0

1180.E-9,0

1190.E-9,0

1200.E-9,0

END

Figure V-12. Test Circuit - Computer Description
2. MODEL 2

Although this first model performed satisfactorily, a second model was developed. There were two reasons for developing this second model. First, the existing model appeared to be too large and complex. Second, when the first model was used as an integral part of the shift-register circuit model (which in essence is four J-K flip-flop circuits connected in cascade), the resultant device model was too large to have practical application.

The computer model that has been developed to duplicate observed performance is shown in Figure V-13. The model description is shown in Figure V-14 and the subprogram which establishes the logic output signal levels and delay characteristics is in Figure V-15.

The signal input impedances JS, JRS, JCK, J1, J2, J3, JK1, JK2 and JK3 are represented as zero valued current sources. In SCEPTRE, this implies that the input signal terminals S, RS, CK, J1, J2, J3, K1, J2 and K3 have infinite impedance (although the gates have measurable and varying impedance values which depend upon the applied signal level). This, as a first order approximation, will provide reasonably accurate results. For greater accuracy, the current sources should be modeled as "tabled" functions of current versus applied voltage in SCEPTRE. This method will provide a realistic device input impedance representation.

As indicated on Figure V-13, and described on Figure V-14, the voltages associated with dependent sources E1 and E2 are determined by the functions F01 and F2. The functions are an implementation of the logic as indicated on the following sketches.
RSN54L72 MODEL
JK MASTER/SLAVE
FLIP FLOP

Figure V-13. Computer Model #2
Figure V-14. Computer Description - Model #2

Figure V-15. Model Subprogram
These complex relationships are entered into the model description as functions, thereby allowing the use of the simple model shown in Figure V-13. This figure schematically presents how the functions are included in the model, while Figure V-14 indicates the method for inclusion in a SCEPTRE listing.

The functions $F_01$ and $F_02$ are connected to form the master and slave gate respectively as shown in Figure V-2. Defined parameters $P_01$ and $P_03$ are the output signals of the master gates, while defined parameters $P_02$ and $P_04$ are the output signals of the slave gates. The output signals from the gates are saved as defined parameters to avoid confusion if multiple J-K flip-flops are called for under "circuit description", as well as for use in the latching function. The logic levels are 1 for signals greater than or equal to 1.5 volts and 0 for signals less than 1.5 volts.

The RSN54L72 triggers on the negative edge of the clock pulse. The model senses the level of the clock signal and transfers input information in two steps. As the clock signal rises above 1.5 volts, the signals at the inputs are transferred to defined parameters $P_01$ and $P_03$ as determined by the logic in function $F_01$. This represents the master section of the flip-flop. When the clock signal falls below 1.5 volts, the defined parameters $P_01$ and $P_03$ are transferred to defined parameters $P_02$ and $P_04$ as determined by the logic in function $F_02$. This represents the slave section of the flip-flop. Thus the signals enter the master section during a high clock and are transferred to the slave section during a low clock which occurs during a high-to-low transition of the clock (negative edge).

Although the device manufacturer indicates (Table V-2) that the switching delay times for either positive or negative going output signals will be no greater than 150 nanoseconds, laboratory test measurements on many units indicate not only that both delays are shorter than this worst case value, but that they are different from each other. Therefore, the delay times $t_{pd1}$ and $t_{pd0}$ are established in the model by the time constant $R_1 - C_1$ and $R_2 - C_2$. These time constants are changed by varying the value of $C_1$ or $C_3$ depending upon whether a logic 1 or 0 is required as an output signal.

The value of $C_1$ and $C_2$ is determined by means of subprogram FCAP. Thus, $C_1$ is set to 600 picofarads unless $E_1$ is greater than, or equal to, $V_{CI}$ (voltage across $C_1$). When this latter condition occurs, $C_1$ assumes the value of 475 picofarads. $C_2$ is determined in a similar manner. Since the output voltages $E_Q$ and $E_{QB}$ are equal to the voltage across the capacitors $C_1$ and $C_2$ respectively ($J_{R1}$ and $J_{R2}$ are zero valued current sources, required by SCEPTRE for dc circuit evaluation condition, and are in parallel with $C_1$ and $C_2$ respectively), a relationship between the input signal levels and the output voltages is readily established. $J_{R1}$ and $J_{R2}$ are also used as a source of gamma radiation injection in the model, when required. The FORTRAN flow charts associated with these two functions as well as the radiation response are shown in Appendix V-A.

The output impedances of the device ($R_Q$ and $R_{QB}$) are fixed at 100 ohms. Although this value is not an accurate impedance representation for all voltage and load conditions, it provides first order accuracy of output signal level. To duplicate actual impedance variations, the value of resistors $R_Q$ and $R_{QB}$ would be made variable and a function of the load voltage and currents.
The zero valued current sources, JQ and JQB, are dummy elements to permit monitoring the device output signal under varying conditions.

The model listing as described to the computer is shown in Figure V-14. A comparison between this figure and Figure V-10 indicates the greater simplification achieved in the model description size. The former requires 55 entries and three subprograms to describe its behavior; the latter, 35 statements and 1 subprogram. The subprogram which established the E1 and E2 signal levels, as well as the capacitance value for the delay characteristics, is shown in Figure V-15.

B. MODEL VERIFICATION

The test circuit used earlier, and shown in Figure V-16, was described to the computer. The topological description for the SCEPTRE circuit analysis program to demonstrate the performance of the preset and clear functions is shown in Figure V-17. The results of the computer analysis of the circuit are shown in Figures V-18 through V-22. Figure V-18 shows the clock pulse. Figures V-19 and V-20 indicate the SET and RESET input signals. Figure V-21 and V-22 show the circuit response to these input signals; Figure V-21 shows the Q output and Figure V-22 the Q output. It is evident that from the results that the preset and clear are independent of the clock and override the J and K inputs.

The topological description for the SCEPTRE circuit analysis program to verify the J and K input control is shown in Figure V-23. The inputs are shown in Figures V-24 through V-26; clock in Figure V-24, J in Figure V-25, and K in Figure V-26. Figures V-27 and V-28 indicate the circuit response to these signals and represent the outputs Q and Q respectively. It is evident that the flip-flop model is triggering on the negative slope of the clock and in accordance with the truth table.

The model rise and fall times were verified as shown in Figures V-29 through V-31. The manufacturer defines delay time, \( t_{pd1} \), as the delay between the clock signal reaching 1.5 volts and the Q signal rising to 1.5 volts and the delay time, \( t_{pd0} \), as the delay between the clock falling to 1.5 volts and the Q signal falling to 1.5 volts. The same definition holds for the Q signal. The results are shown in Table V-3, and compare favorably with the manufacturer's data in Table V-2.

C. RADIATION EFFECTS

1. GAMMA RADIATION

Exposing the device to a nuclear radiation environment may affect normal performance by causing the output signal level to vary. When exposed to pulsed ionizing rays (gamma radiation) at dose rate levels of approximately \( 3 \times 10^{10} \) rads (Si)/second, the performance is only temporarily affected. Extensive radiation testing was done by the General Electric Company; the test report with photographic recording of the results is included in Appendix V-B.

If a gamma radiation pulse simulation is caused to occur when the device output is at a 1 level, the output response is momentarily reduced. If a radiation pulse simulation is caused to occur when the device output level is in a 0 state, the output response is momentarily increased.

Figure V-16. Test Circuit
Figure V-17. Test Circuit Description for SET and RESET Inputs

Figure V-18. CLOCK Input Signal
Figure V-19. SET Input Signal

Figure V-20. RESET Input Signal
Figure V-21. Q-Response

Figure V-22. \( \bar{Q} \)-Response
Figure V-23. Test Circuit Description for J-K Inputs

Figure V-24 CLOCK Input Signal
Figure V-23. Test Circuit Description for J-K Inputs

![Diagram of test circuit for J-K inputs]

Figure V-24  CLOCK Input Signal
Figure V-27. Q-Response

Figure V-28. \( \bar{Q} \)-Response
Figure V-29. CLOCK Signal

Figure V-30. Q-Response
![Table V-3](image)

**Figure V-31.** Q-Response

**Table V-3.**

<table>
<thead>
<tr>
<th>OUTPUT</th>
<th>DELAY TIME</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$t_{pd0}$</td>
</tr>
<tr>
<td>Q</td>
<td>76 sec</td>
</tr>
<tr>
<td>$\overline{Q}$</td>
<td>76 sec</td>
</tr>
</tbody>
</table>
The method for simulating the pulsed ionizing gamma radiation induced transient effects is to change the value of P1 in Figure V-14. As shown on Figure V-32, P1 is redefined as a signal that is time dependent and represented by Table 2 of this figure. By changing the time entries in Table 2, the radiation simulation is caused to occur whenever desired. In this figure, the transient gamma pulse is caused to occur at 620 nanoseconds which simulates radiation test condition 5, in Appendix V-B.

As seen on Figure V-33, a positive excursion of the Q output is observed to occur at the desired time. For test condition 5, this output is in a 0 state, since both the J and K signals are in a high or 1 condition, and the clock in a 0 state. The second positive excursion of the Q signal, which occurs at 1125 nanoseconds, demonstrates that the model response is the same when the clock is in a 1 state, while the other signals remain constant. This result would normally be expected. Figure V-34 indicates the Q output signal behavior for the same conditions. Super-imposed on the computer results of both figures are the observed laboratory test results.

For test condition No. 2 (i.e., J in the low state, K in the high state, and the clock in either state), the computer results are shown in Figures V-35 and V-36, for the Q and Q output signals respectively. Observed laboratory test results are super-imposed on these figures. As was the case in Figures V-33 and V-34, both the low and high state of the clock signal conditions are presented.

Test condition No. 1 computer analysis results are shown in Figures V-37 and V-38. For this test both J and K signals are in the 0 state and therefore the Q is at the 1 level. Again radiation is simulated at times when the clock is in both the low and high states. Figure V-37 shows the Q output and Figure V-38 the Q output, for the same condition. Again observed laboratory results are superimposed upon the computer output. Figure V-39 shows the circuit description used by the computer to obtain the above results.

Test condition No. 3 (J signal in the high state, the K signal in the low state, and the clock in both states), produces results that are the same as for test condition No. 1. The results are shown in Figures V-40 and V-41.

These figures demonstrate excellent agreement between the computed results and the laboratory observations.

2. NEUTRON RADIATION

When the device is exposed to neutron radiation conditions, its performance may be degraded either temporarily or permanently. The degree of the degradation as well as the device recovery time, for those conditions which permit recovery, depends upon the exposure level.

Exposure of test circuits of fluence levels of $1.2 \times 10^{14}$ results in an output level reduction of approximately 0.4 volt, when the signal is at a 1 level. When the output signal is at a 0 level, the voltage is increased by about 0.2 volt. The results were observed by the Air Force Weapons Laboratory when they tested these devices and are reported in Reference 1. * Figure V-42 presents the circuit transfer function

*Ibid., page 16
Figure V-32. Model Description With Gamma Effects

Figure V-33. Q-Response for Condition 5
Figure V-34. Q-Response for Condition 5

Figure V-35. Q-Response for Condition 2
Figure V-36. Q-Response for Condition 2

Figure V-37. Q-Response for Condition 1
Figure V-38. \( \bar{Q} \)-Response for Condition 1

Figure V-39. Gamma - Test Circuit Description
Figure V-40. Q-Response for Condition 3

Figure V-41. Q-Response for Condition 3
Figure V-42. Neutron Radiation - Circuit Transfer Function

1 = INITIAL EXPOSURE
2 = $6.6 \times 10^{13}$ n/cm$^2$
3 = $8.0 \times 10^{13}$ n/cm$^2$
4 = $1.2 \times 10^{14}$ n/cm$^2$
5 = $1.8 \times 10^{14}$ n/cm$^2$
6 = $2.4 \times 10^{14}$ n/cm$^2$

$T_0 = 25^\circ C$
$V_{cc} = 5 V$
FANOUT = 10)
degradation observed during these tests, for various fluence levels. For curve 4, which represents test condition 4, the output signal level drops from about 3.1 volts to approximately 2.7 volts and rises from about 0.16 volt to approximately 0.18 volt.

The method for incorporating this response change into the model is shown in Figure V-43. The value of the output voltages EQ and EQB are changed from a simple dependency on the voltage across sources JR1 and JR2 respectively, to a dependency upon both the voltage across the source and the fluence level. To permit both the increase and decrease to be effective, a subroutine, FNVT, was incorporated into the model description as P4.

The subroutine FNVT is shown in Figure V-44; the circuit computer description to produce the analysis in Figure V-45. The results of the effects subroutine FNVT, identified as P4F1, are shown in Figure V-46. The circuit analysis results for Q and Q are shown in Figures V-47 and V-48, respectively.

An examination of these last three figures results in two major conclusions:

1) When the time relationship between the values assumed by P4F1 and the 1 and 0 levels of the Q output are compared, it is seen that P4 equals +0.2 volt when the Q signal is in its low state, and -0.4 volt when the Q signal is in the high state.

2) When Figures V-47 and V-48 are compared with Figures V-20 and V-31 respectively, it is seen that the 1 level voltage has been reduced from 2.9 volts to 2.5 volts and that the 0 level voltage has been increased from 0.4 volt to 0.6 volt. This is the expected response to neutron environment exposure.
Figure V-43. Computer Model Description With Neutron Effects

```fortran
      FUNCTION FOLIA (R, C, D, E, F, G, H)
      SUBPROGRAM FOR KJ LIP FLOP
      WM = 92171
      X = 5
      NPART1 = 1
      IF (A .GE. X .AND. R .GE. X) NPART1 = 2
      NPART2 = 1
      IF (C .GE. X .AND. D .GE. X .AND. E .GE. X) NPART2 = 2
      NPART3 = 1
      IF (F .GE. X .AND. G .GE. X .AND. H .GE. X) NPART3 = 2
      NPART4 = 1
      IF (NPART2 .EQ. 2 .AND. NPART3 .EQ. 2) NPART4 = 2
      IF (NPART1 .EQ. 1 .AND. NPART4 .EQ. 1) F01 = 3.9
      CALL FOR1
      ENTRY 102 (A, B, C, D, E, F)
      X = 5
      FOR1 = A
      NPART1 = 1
      IF (A .GE. X .AND. B .GE. X .AND. C .GE. X) NPART1 = 2
      NPART2 = 1
      IF (D .GE. X .AND. E .GE. X .AND. F .GE. X) NPART2 = 2
      NPART3 = 1
      IF (NPART1 .EQ. 2 .AND. NPART2 .EQ. 2) NPART3 = 2
      IF (NPART1 .EQ. 1 .AND. NPART2 .EQ. 1) F01 = 3.9
      CALL FOR1
      ENTRY ICAP (A, B)
      F01 = X
      IF (A .GE. B) F01 = 250.0
      RETURN
      ENTRY ENVLAY (A, B, C)
      ENTRY SUPROGRAM FOR NEUTRON BEHAVIOR
      IF (A .GE. 2) GO TO 10
      = N
      FOR1 = X
      GO TO 100
      END
```

Figure V-44. Model Subprogram With Neutron Effects

---

35445 WORDS OF REMAP Y USED BY THIS COMPILATION
Figure V-45. Neutron Radiation - Test Circuit Description

Figure V-46. Output FNVT - Neutron Effects Subroutine
Figure V-47. Q-Response to Neutron Radiation
Figure V-48. $\bar{Q}$-Response to Neutron Radiation
The 9780 is a serial-in, parallel-out, synchronous 4 bit shift register. It provides an output \((Q_0, Q_1, Q_2, Q_3)\) for each of the four stages plus a \(Q_3\) output at the last stage, an overriding asynchronous master reset, and J-K input configuration. Data entry is synchronous with an input change of state after each low to high transition of the clock. The asynchronous master reset, when activated, overrides all other input conditions and clears the register.

Each stage of the shift register is a J-K, master-slave, flip-flop. Logic information present on the J and K inputs, plus information fed back from the Q and \(\bar{Q}\) outputs, sets the master section.

The sequence of operation for the flip-flop is as follows:

1) With the clock input at a logic 1 level, the master section is isolated from the slave section by transfer gates.

2) As soon as the clock pulse falls to the threshold level, approximately 0.8 volt, logic information present on the J and K inputs is entered into the master section.

3) With the clock at a logic 0 level, the master section is again isolated from the slave. When the clock pulse begins to rise, the input gates to the master section become disabled.

4) As soon as the clock pulse reaches the threshold level, the transfer gates are turned on and the logic information present at the output of the master section is transferred to the slave which controls the output.

*Numbers refer to corresponding numbers on the clock waveform sketch above.
As long as the logic information on the J and K inputs remain stable while the clock is at a logic 0 level, the output will correspond to the truth table when the clock makes a 0 to 1 transition.

The truth table for a stage of the device, as described by the manufacturer, is shown in Table VI-1 (for the condition when the reset signal is at a logic 0 level).

### TABLE VI-1.
**TRUTH TABLE**

<table>
<thead>
<tr>
<th>$t_n$</th>
<th>$t_{n+1}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>INPUT</td>
<td>OUTPUT</td>
</tr>
<tr>
<td>J K</td>
<td>Q₀ Q₀</td>
</tr>
<tr>
<td>L L</td>
<td>Q₀th Q₀th</td>
</tr>
<tr>
<td>L H</td>
<td>L H</td>
</tr>
<tr>
<td>H L</td>
<td>H L</td>
</tr>
<tr>
<td>H H</td>
<td>Q₀th Q₀th</td>
</tr>
</tbody>
</table>

$t_n$ = bit time before clock pulse
$t_{n+1}$ = bit time after clock pulse

The functional logic representation is shown in Figure VI-1(A) and is represented by eight AND gates and four NOR gates. The schematic diagram of each of the integrated AND and NOR gates is shown in Figure VI-2.

The electrical characteristics of the device as provided by the manufacturer are shown in Table VI-2.

### A. MODEL DEVELOPMENT

The computer model that has been developed to duplicate observed performance is shown in Figure VI-3. The computer model description is shown in Figure VI-4 and the subprogram which establishes the logic output signal levels, delay characteristics and radiation response behavior, in Figure VI-5.

The signal input impedances, J, JK, JRS and JCK, are represented as zero current sources. In SCEPTRE, this implies that the input signal terminals have infinite impedance (although the gates have measurable and varying impedance values which depend upon the applied signal level). This, as a first order approximation, will provide reasonably accurate results. For greater accuracy, the current sources should be modeled as "tabled" functions of current versus applied voltage in SCEPTRE. This method will provide a realistic device input impedance representation.
(A) A-O-1 Master-Slave Flip-Flop

(B) Four Bit Shift Register

Figure VI-1. Logic Diagram
Figure VI-2. Schematic Diagram of Integrated AND and NOR Gates
TABLE VI-2.
ELECTRICAL CHARACTERISTICS FOR 9780 DEVICE

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>CHARACTERISTICS</th>
<th>25°C LIMITS</th>
<th>UNITS</th>
<th>CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>MIN.</td>
<td>TYP.</td>
<td>MAX.</td>
</tr>
<tr>
<td>(V_{OH})</td>
<td>Output High Voltage</td>
<td>2.40</td>
<td>3.0</td>
<td>----</td>
</tr>
<tr>
<td>(V_{OL})</td>
<td>Output Low Voltage</td>
<td>----</td>
<td>0.25</td>
<td>0.40</td>
</tr>
<tr>
<td>(V_{IH})</td>
<td>Input High Voltage</td>
<td>1.70</td>
<td>----</td>
<td>----</td>
</tr>
<tr>
<td>(V_{IL})</td>
<td>Input Low Voltage</td>
<td>----</td>
<td>----</td>
<td>0.90</td>
</tr>
<tr>
<td>(I_{F})</td>
<td>Input Load Current</td>
<td>----</td>
<td>-1.1</td>
<td>-1.6</td>
</tr>
<tr>
<td>(I_{R})</td>
<td>Input Leakage Current</td>
<td>----</td>
<td>20</td>
<td>60</td>
</tr>
<tr>
<td>(I_{PD})</td>
<td>Power Supply Current</td>
<td>----</td>
<td>55</td>
<td>80</td>
</tr>
</tbody>
</table>

\(V_{cc} = 4.5\,\text{v},\,I_{OH} = -1.2\,\text{mA}\)
\(V_{cc} = 5.5\,\text{v},\,I_{OL} = 16\,\text{mA}\)
\(V_{cc} = 5.5\,\text{v},\,V_{F} = 0.4\,\text{v}\)
\(V_{cc} = 5.5\,\text{v},\,V_{R} = 4.5\,\text{v}\)
\(V_{cc} = 5.0\,\text{v}\)
SCEPTRE MODELS OF 9780 DEVICE

ALL RESISTORS ARE 100 Ω
E1, E4, E7, E10 = f(JFJK)
E2, E5, E8, E11 = f(JFJK1)

Figure VI-3. SCEPTRE Model of 9780 Device
**Figure VI-4. Computer Model Description**

```
MODULE G/86 (R5=CX-J-E-00-01-02-03-038-8) 
4 BIT SHIFT REGISTER

JRC.R5=H8.

JRC.GP=H8.

J1=H8.


F1.8=7fJk(VJR2,P1,VJCK).

R1.1=2f1.

C1.2=H4C(A(1,V).

J=H8.

F2.4=4fJk(VJR1,P12,VJCK).

R2.4=H1.

C2.5=H2C(A(2,V).

J=H8.

F3.8=Jk(VJR1).

R3.3=0f1.

F4.8=H11H(VJk4,P21,VJk3).

R4.6=1.

C4.7=H1C(A(4,V).

Jk.3=H8.

F5.9=H1fJk(VJR3,VJR5,P22,VCK).

R5.9=1.

C5.10=H2C(A(5,V).

J=H8.

F6.1=H8.

C6.2=H3.

F7.11=H(VJR6,P31,VJCK).

R7.11=H1.

C7.12=H7C(A(7,V).

FUNCTION Fjkl(A,0,C)

5 0 TO 11 ON 108.

6 SLOPE OF CLOCK 18=87.

7 (A >= 1.5 AND 0.0E.1.5) N2x2

8 (A >= 1.5 AND 1.0E.1.01) N2x2

9 GO TO 1

10 ENTRY Fjkl(A,0,C)

11 IF(CMA,0.CE.1.5)

12 N2x2

13 IF(CMA,0.CE.1.5 AND 1.0E.1.01) N2x2

14 GO TO 1

15 ENTRY Fjkl(A,0,C)

16 N2x2

17 IF(CMA,0.CE.1.5 AND 1.0E.1.01) N2x2

18 GO TO 1

19 ENTRY Fjkl(A,0,C)

20 N2x2

21 IF(CM,0.CE.1.5 AND 1.0E.1.01) N2x2

22 GO TO 1

23 ENTRY Fjkl(A,0,C)

24 N2x2

25 IF(CM,0.CE.1.5 AND 1.0E.1.01) N2x2

26 RETURN

27 ENTRY Fjkl(A,0,C)

28 N2x2

29 ENTRY Fjkl(A,0,C)

30 N2x2

31 IF(CMA,0.CE.1.5 AND 1.0E.1.01) N2x2

32 RETURN

33 ENTRY Fjkl(A,0,C)

34 IF(CM,0.CE.1.5 AND 1.0E.1.01) Fjkl=2.0

35 RETURN

36 ENTRY Fjkl(A,0,C)

37 N2x2

38 ENTRY Fjkl(A,0,C)

39 RETURN

40 ENTRY Fjkl(A,0,C)

41 RETURN

42 ENTRY Fjkl(A,0,C)

43 ENTRY Fjkl(A,0,C)

44 ENTRY Fjkl(A,0,C)

45 ENTRY Fjkl(A,0,C)

46 ENTRY Fjkl(A,0,C)

47 ENTRY Fjkl(A,0,C)

48 ENTRY Fjkl(A,0,C)

49 ENTRY Fjkl(A,0,C)

50 ENTRY Fjkl(A,0,C)

51 ENTRY Fjkl(A,0,C)

Figure VI-5. Model Subprogram

103
As indicated on Figure VI-1(B), each section of the shift register is considered an independent master-slave J-K flip-flop, as shown in Figure VI-1(A). The inputs to the first stage are the signals on the J, K, C_P, and C_D terminals (Figure VI-1).

The input to subsequent stages are the same C_P and C_D signals. However, the J and K signals are the Q and Q outputs from the preceding stage. Since each stage uses the same functions to generate the output signals, only one will be discussed.

The voltage associated with dependent sources E1 and E2 (Figure VI-3) are determined by the functions FJK, FJK1, FJK2 and FJK3. The functions are an implementation of the logic in Figure VI-6. The functions are connected to form the master and slave gates as shown in Figure VI-1(A). These complex relationships are entered into the model descriptions as functions, thereby allowing the use of the relatively simple model shown in Figure VI-3. This figure schematically presents how the functions are included in the model, while Figure VI-4 indicates the method for inclusion in a SCEPTRE listing.

Defined parameters P11 and P12, in the computer model description, are the output signals for the master gates determined by FJK2 and FJK3, respectively. The slave gate outputs are E1 and E2, determined by FJK and FJK1, respectively. The output signals from the master gates are saved as defined parameters to avoid confusion with use of multiple J-K flip-flops. The logic levels are 1 for signals greater than or equal to 1.5 volts, and 0 for signals less than 1.5 volts.

![Figure VI-6. Subfunction Logic Diagram](image-url)
Although the device manufacturer indicates (Table VI-3) that the switching delay times for either positive or negative going output signals will be approximately 20 nanoseconds, laboratory test measurements on many units indicate not only that both delays are shorter than this worst case value, but that they are different from each other. Therefore, the delay times \( t_{\text{pd1}} \) and \( t_{\text{pd0}} \) are established in the model by the time constants \( R_1 - C_1 \) and \( R_2 - C_2 \). Each time constant is changed by varying the value of \( C_1 \) or \( C_2 \), depending upon whether a logic 1 or 0 is required as an output signal.

The value of \( C_1 \) and \( C_2 \) is determined by means of subprogram FCAP. Thus, \( C_1 \) is set to 75 picofarads unless \( E_1 \) is greater than, or equal to, \( V_{C1} \) (voltage across \( C_1 \)). When this latter condition occurs, \( C_1 \) assumes the value of 300 picofarads. In a similar manner \( C_2 \) is determined. The output voltage \( E_3 \) is equal to the voltage across the capacitor \( C_1 \) (\( J_R1 \) is a zero valued current source, required by SCEPTRE for dc circuit evaluation conditions and is in parallel with \( C_1 \)); therefore, a relationship between the input signal levels and output voltages is readily established. \( J_R1 \) is also used as a source of gamma radiation injection in the model, when required. The FORTRAN flow charts associated with these functions are shown in Appendix VI-A.

The output impedance of the bit \( (Q_0) \) is fixed at 100 ohms. Although this value is not an accurate impedance representation for all voltage and load conditions, it provides first order accuracy of output signal level. To duplicate actual impedance variations, the value of resistor \( R_3 \) would be made variable and a function of the load voltage and currents.

The \( Q \) for each stage is modeled to provide the necessary feedback for the latching of the master gates as shown in Figure VI-1. Since the 9780 device provides a \( Q \) output only for the last bit \( (Q_3) \), the model includes an output buffer stage only for the last bit.

B. MODEL VERIFICATION

To demonstrate the validity of the model, the circuit shown in Figure VI-7 was described to the computer.

The topological description for SCEPTRE of the 9780 connected in a test circuit configuration is shown in Figure VI-8. The circuit is used to demonstrate that the reset is independent of the clock and also that the first stage of the shift register toggles between a high and low level with each clock pulse. The \( J \) and \( K \) inputs are maintained at a high level during these tests.

The results of the computer analysis are shown in Figures VI-9 through VI-14. The reset signal plotted in Figure VI-9, is active for the first 100 nanoseconds to initialize all of the shift register \( Q \) outputs to a low level. Both the \( J \) and \( K \) inputs are maintained at a high level so that the output at \( Q_0 \) will toggle between a high and low level on the leading edge of each clock pulse shown in Figure VI-10. The \( Q_1 \) and succeeding stages will then see either a high or low level at the \( J-K \) input and behave in accordance with the truth table. Therefore, one clock pulse delay should occur between the time when the \( Q_0 \) signal is high and when the \( Q_1 \) signal goes high. Thus,
TABLE VI-3.
SWITCHING CHARACTERISTICS FOR 9780

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>CHARACTERISTIC</th>
<th>25°C LIMIT</th>
<th>CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>t(_{pd+})</td>
<td>Turn-off delay</td>
<td>18 ns</td>
<td>Vcc = 5v, C(_L) = 15pf</td>
</tr>
<tr>
<td>t(_{pd-})</td>
<td>Turn-on delay</td>
<td>22 ns</td>
<td>Vcc = 5v, C(_L) = 15pf</td>
</tr>
</tbody>
</table>

Figure VI-7. Shift Register Test Circuit
Figure VI-8. Test Circuit Description - CLOCK Trigger

Figure VI-9. RESET Input Signal
Figure VI-10. CLOCK Input Signal

Figure V'-11. $Q_0$ - Output
Figure VI-12. $Q_1$ - Output

Figure VI-13. $Q_2$ - Output
each Q output should be a square wave signal delayed by N clock pulses (where N =
the number of stages from the input stage). Proper delay operation is shown in
Figures VI-11 through VI-14 since the signal remains low until the proper number
of clock counts occur. The output Q3 is the complement of Q3. The waveforms
shown in Figures VI-14 and VI-15 demonstrate these expected relationships.

The reset in Figure VI-9 is activated again where time = 4000 nanoseconds. This
forces the Q output state of each flip-flop stage to a 0 level and the Q output to a
1 level. The waveforms shown in Figures VI-11 through VI-15 indicate that
desired result.

To verify that the input stage of the 9780 model and succeeding stages respond to
the remainder of the truth table combinations, where either J or K is in a high state
(but not both at the same time), the inputs to the circuit are changed per the listings
in Figure VI-16.

The reset signal, Figure VI-17, is active for the first 100 nanoseconds to initialize
all of the Q outputs in the low (0 state). The clock pulse timing is as in Figure VI-10.
The J input, shown in Figure VI-18, is high for one clock pulse; the K input, shown
in Figure VI-19, is high during the following clock pulse. This combination of
signals should be a pulse to flow through the shift register, delayed by one clock
pulse at each output. Figures VI-20 through VI-24 demonstrate proper model
performance.
Figure VI-15. $\bar{Q}_3$ - Output

```
$Q_3$ OUT

FUNCTIONS

EC, EJ, EK, EPS, PLOT

START TIME = 0.
MAXIMUM PRINT POINTS = 700
COMPUTER TIME LIMIT = 7.0
STOP TIME = 9000.0
END
```

Figure VI-16. Test Circuit Description - Input Trigger
Figure VI-19. K - Input Signal

Figure VI-20. Q₀ - Output
Figure VI-23. $Q_3$ - Output

Figure VI-24. $\bar{Q}_3$ - Output
The delay time between the clock pulse rising to 1.5 volt and the output rising to 1.5 volts is the turn-on time, $t_{pd^+}$. The delay time between the clock rising to 1.5 volts and the output falling to 1.5 volts is the turn-off time, $t_{pd^-}$. The manufacturer's prescribed switching times are shown in Table VI-3. The computer time delays, shown in Table VI-4, correspond favorably with the manufacturer's typical values.

C. RADIATION EFFECTS

1. GAMMA RADIATION

Exposing the device to a nuclear radiation environment may affect normal performance by causing the output signal level to vary. When exposed to pulsed ionizing rays (gamma radiation) at dose rate levels of approximately $3 \times 10^{+10}$ rad (Si)/second, the performance is only momentarily affected. Extensive testing was done by the General Electric Company on many of these devices. The test report with photographic recording of the results is included in Appendix VI-B.

When a gamma radiation pulse simulation is caused to occur at about 2.75 microseconds, the output response of the device is momentarily changed. The method for including this effect into the model is shown in Figure VI-25. Table 4 of this figure simulates the gamma pulse. Figures VI-26 through VI-30 show the computer response to the radiation pulse. The circuit performance conditions are the same as those shown in Figure VI-8, with the exception that several of the current sources in the device model description are changed from a zero value (Figure VI-5) to a dependency on the voltage across the parallel capacitor and the gamma pulse (Figure VI-31). The current sources that are involved are JR1, JR3, JR5, JR7 and JR8, which affect the outputs $Q_0$, $Q_1$, $Q_2$, $Q_3$ and $QB_3$, respectively.

<table>
<thead>
<tr>
<th>TABLE VI-4</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMPUTER TIME DELAYS</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>OUTPUT</th>
<th>TIME DELAY</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Turn-On</td>
</tr>
<tr>
<td>$Q$</td>
<td>22 sec</td>
</tr>
<tr>
<td>$\bar{Q}$</td>
<td>23 sec</td>
</tr>
</tbody>
</table>

116
Figure VI-25. Gamma Radiation Test Circuit Description
Figure VI-26. $Q_0$ - Response to Gamma Radiation

Figure VI-27. $Q_1$ - Response to Gamma Radiation
Figure VI-28. $Q_2$ - Response to Gamma Radiation

Figure VI-29. $Q_3$ - Response to Gamma Radiation
Figure VI-30. \( \bar{Q}_3 \) - Response to Gamma Radiation

Figure VI-31. Computer Model Description With Both Gamma and Neutron Effects
As indicated in Figures VI-26 through VI-30, when the output signal is at a 0 level, the normal reaction is for the output to increase; for the condition when the output signal is at a 1 level, the output decreases.

Drawn on the figures are the observed laboratory results.

2. NEUTRON RADIATION

When the device is exposed to neutron radiation conditions, the performance may be degraded either temporarily or permanently. The degree of the degradation as well as the device recovery time, for those conditions which permit recovery, depends upon the exposure level.

The method for incorporating this effect into the model is also shown in Figure VI-31. The value of the input voltages, E3, E6, E9, E12 and E13, are changed from a simple dependency on the voltage across current sources to a dependency upon both the source voltage and the fluence level; the levels are identified as P1 through P5. In this instance, the radiation effects reduce the value of the voltage across the current sources by 0.4 volt when the output signal is at a 1 level and increase the voltage by 0.06 volt (Reference 2)* when the output is at a 0 level. The method for including these changes in signal level is shown on Figure VI-5 as function FNVT.

The computer description to produce an analysis of the device in the test circuit configuration is shown in Figure VI-32. To cause the neutron effects to be included in the analysis, model-defined parameters P1 through P5, which were originally set equal to zero, are made dependent upon the function FNVT. This is accomplished by changing the parameters P1 through P5 to be equal to P11 through P15 respectively. These latter parameters are seen to be dependent upon the radiation function.

The computer results of the analyses are shown in Figures VI-33 through VI-37. In each output it can be seen that the 1 signal level is reduced from that observed in Figures VI-20 through VI-24, and the 0 signal level is increased.

Figure VI-32. Neutron Radiation Test Circuit Description
Figure VI-33. \( Q_0 \) - Response to Neutron Radiation

Figure VI-34. \( Q_1 \) - Response to Neutron Radiation
Figure VI-35. $Q_2$ - Response to Neutron Radiation
Figure VI-36. $Q_3$ - Response to Neutron Radiation
Figure VI-37. $Q_3$ - Response to Neutron Radiation
SECTION VII
TEXAS INSTRUMENTS RSN54L122 MONOSTABLE MULTIVIBRATOR

The RSN54L122 monostable multivibrator features d-c triggering from positive or gated, negative-going inputs, with inhibit facility and an overriding reset. Both positive and negative-going output pulses are provided.

Pulse triggering occurs at a particular voltage level and therefore is not directly related to the transition time of the input pulse. Once fired, the outputs are independent of further signal transitions on the input terminals (function of the circuit timing components). With no external time controlling components (i.e., pin 9 connected to pin 14, pins 11, 13 open), a nominal output pulse of 800 nanoseconds duration is achieved which is independent of input pulse length.

The schematic diagram of the integrated circuit is shown in Figure VII-1 and the functional representation in Figure VII-2. The A1 and A2 terminals are negative-edge-triggered logic inputs, and will trigger the one shot when either or both go to logic 0, with B1 and B2 maintained at logic 1 levels. The B1 and B2 inputs are positive Schmitt-trigger inputs for slow rise time signals or level detection, and will trigger the one shot when either of the B signals goes to a logic 1, while the other B is at a logic 1 and either A1 or A2 at logic 0.

The truth table for the device as described by the manufacturer is shown in Table VII-1 for the condition when the reset signal levels are high (at level 1). The electrical characteristics for the device as defined by the manufacturer, are shown in Table VII-2.

A. MODEL DEVELOPMENT

The computer model that has been developed to duplicate observed (and/or manufacturer-published) performance is shown in Figure VII-3. The A inputs (A1, A2)*, B inputs (B1, B2)*, and reset (RS)* are defined as the input signals. The output signals are defined as Q (Q)* and Q (QB)*. The one shot pulse width is controlled by internal capacitor CF and resistors RF1 and RF2 when no external timing components are used (a short circuit connection is required between terminal VCC and TP1 (Timing Pin #9). For variable pulse widths, an external resistor is connected between terminal VCC and TP2 (Timing Pin #11) and an external capacitor is connected between terminal TP2 and TP3 (Timing Pin #13).

Triggering of the one shot is performed by dependent voltage source EF. The state of EF is either "ON" or "OFF" depending on the function FSS which tests the inputs, A1, A2, B1 and B2, to establish compliance with the truth table. When a valid set of input signals is present, EF is set to 3.0 volts. This level charges the timing capacitor through the resistor, RFF, which behaves like a diode, having a value of 1 ohm when EF equal 3 volts and an $1 \times 10^{-20}$ ohms impedance when EF equals 0 volt.

*As described to the computer.
![Logic Diagram](image)

**Figure VII-2. Logic Diagram**

**TABLE VII-1. TRUTH TABLE**

<table>
<thead>
<tr>
<th>INPUT</th>
<th>OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1</td>
<td>A2</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>L</td>
<td>X</td>
</tr>
<tr>
<td>L</td>
<td>X</td>
</tr>
<tr>
<td>X</td>
<td>L</td>
</tr>
<tr>
<td>X</td>
<td>L</td>
</tr>
<tr>
<td>X</td>
<td>H</td>
</tr>
<tr>
<td>X</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>$\uparrow$</td>
<td>$\downarrow$</td>
</tr>
</tbody>
</table>

H = high level  
L = low level  
$\uparrow$ = transition from low to high level  
$\downarrow$ = transition from high to low level  
$\uparrow\uparrow$ = one high level pulse  
$\downarrow\downarrow$ = one low level pulse  
X = any input including transition
### TABLE VII-2.

**ELECTRICAL CHARACTERISTICS**

(Over recommended operating free-air temperature range, unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{in(1)}$ Logical 1 input voltage required at any input terminal</td>
<td>$V_{cc} = 4.5, \text{V}$</td>
<td>1.9</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{in(0)}$ Logical 0 input voltage required at any input terminal</td>
<td>$V_{cc} = 4.5, \text{V}$</td>
<td>0.8</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{out(1)}$ Logical 1 output voltage at positive or negative output with logical 1 level at positive or negative input terminal respectively.</td>
<td>$V_{cc} = 4.5, \text{V} \quad V_{in} = 1.9, \text{V}$</td>
<td>2.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{out(0)}$ Logical 0 output voltage at positive or negative output with logical 0 level at positive or negative input terminal respectively.</td>
<td>$V_{cc} = 4.5, \text{V} \quad V_{in} = 0.8, \text{V}$</td>
<td>0.3</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_{in(0)}$ Logical 0 level input current</td>
<td>$V_{cc} = 5.5, \text{V} \quad V_{in} = 0.3, \text{V}$</td>
<td>-0.18</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$I_{in(0)}$ Logical 0 level reset current</td>
<td>$V_{cc} = 5.5, \text{V} \quad V_{in} = 0.3, \text{V}$</td>
<td>-0.38</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$I_{in(1)}$ Logical 1 level input current</td>
<td>$V_{cc} = 5.5, \text{V} \quad V_{in} = 2.4, \text{V}$</td>
<td>10</td>
<td></td>
<td>0.10</td>
<td>μA</td>
</tr>
<tr>
<td>$I_{in(1)}$ Logical 1 level reset current</td>
<td>$V_{cc} = 5.5, \text{V} \quad V_{in} = 2.4, \text{V}$</td>
<td>20</td>
<td></td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>$I_{os}$ Short-circuit output current</td>
<td>$V_{cc} = 5.5, \text{V}$</td>
<td>1</td>
<td></td>
<td>-15</td>
<td>mA</td>
</tr>
<tr>
<td>$I_{cc}$ Quiescent power supply drain</td>
<td>$V_{cc} = 5.5, \text{V}$</td>
<td>3.5</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$t_{pd}$ Negative trigger input to negative output</td>
<td>$V_{cc} = 5.0, \text{V}$, Load = 15 pF, $R_{in} = 40, \text{kΩ}$ to Pin 9</td>
<td>300</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{pw}$ (min) Minimum true output pulse width</td>
<td>$V_{cc} = 5.0, \text{V}$, Load = 15 pF, $R_{in} = 40, \text{kΩ}$ to Pin 9</td>
<td>800</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>
EF = f (ALL INPUT SIGNALS)
E1 = f (VJF)

Figure VII-3. Model RSNS4L122
When this latter condition exists, the timing capacitor discharges through the timing resistors RF1 and RF2. The internal resistance circuit is in two parts; one part (RF1) is always in series with CF, while the other part (RF2) is used only when terminal VCC is shorted to terminal TP1. The two are necessary to provide agreement between computer and lab results for both internal and external timing configurations. The resistors RRR and RRF were added to overcome SCEPTRE program problems for those situations where EF is dependent upon itself.

The dependent voltage source E1 is high (3 volts) when the voltage across CF is greater than 1.5 volts; E2 is always the complement of E1. The Q and Q delays computed in function FCAP are controlled by time constants R1 - C1 and R2 - C2 for Q and Q respectively. The function tests for a rising or falling voltage across C1 or C2 and selects the appropriate linear capacitor equation which is dependent upon the voltage across the capacitor. The dependent current sources, JR1 and JR2, allow the program to produce normal electrical performance analyses under d-c conditions and also act as sources of radiation signal injection when required.

The dependent voltage sources, EQ and EQB, isolate the frequency sensitive RC circuits from the effects of external circuit loading. RQ and RQB represent the output impedance of the device.

The RSN54L122 model listing, as described to the computer, is shown in Figure VII-4. The subprogram to establish the trigger EF, the E1 signal levels, the capacitance for the delay characteristics, and the neutron radiation response is shown in Figure VII-5. The FORTRAN flow charts associated with these functions are shown in Appendix VII-A.

Figure VII-4. Computer Model Description
Figure VII-5. Model Subprogram
B. MODEL VERIFICATION

The circuit shown in Figure VII-6 was described to the computer to demonstrate the performance of the single shot with no external timing components.

The topological description for the SCEPTRE circuit analysis program to test for the condition of triggering on a rising input signal, is shown in Figure VII-7. The A1 and A2 inputs are held at 0.1 volt, the B2 input at 3.1 volts, and the RS and B1 inputs are shown in Figures VII-8 and VII-9, respectively. Figure VII-10 (the Q output) and Figure VII-11 (the Q output) show the circuit response to these input signals. The results verify the model capability of being triggered by a rising input signal and immunity to retriggering by the falling edge of the pulse. The computer model pulse width between the 1.5 volt levels shown in Figure VII-10 is approximately 700 nanoseconds. The manufacturer's data sheet (Table VII-2) shows a typical pulse width of 800 nanoseconds.

The same circuit as shown in Figure VII-6 was described to the computer to demonstrate that the model, with no external timing components, would trigger on the falling edge of an input pulse at Terminal A1. The topological description for the SCEPTRE circuit analysis program is shown in Figure VII-12. For this condition the input signals A2, B1 and B2 are held at 3.1 volts while the pulse EA1, shown in Figure VII-13, is applied to the A1 input. The resulting outputs, Q and Q, are shown in Figures VII-14 and VII-15 respectively, and verify the inhibit function for the leading edge of EA1 and the triggering action on the falling edge of the pulse. The pulse width is seen to be approximately 700 nanoseconds.

![Figure VII-6. Test Circuit](image-url)
SAVIED UNDER FILE KSNL122
TEST CONDITION 6
PULSE WIDTH TEST - NO EXTERNAL TIMING COMPONENTS
TRIG ON LEADING EDGE OF INPUT PULSE

ELEMENTS
F1.A1-A2=R1-R2-RS-VCC-TP1-TP2-TP3-O-OH-O=MODEL KSN541122
EKS,0-RS=T1
EA1,0-A1=0.1
EA2,0-A2=0.1
EB1,0-B1=PIN
EB2,0-B2=3.1
RIP=VCC-TP1=1.
JU,0-O=0.
JUN,OH=0=0.
RU1,0-1=4300
CU1,0-1=2.6E-12
RU2,1-0=750.
CU2,1-0=1.5E-12
RU3,0U-3=4300.
CU3,0U-3=2.6E-12
RU4,3-0=750.
CU4,3-0=11.5E-12
N1,0-2=MODEL 1N3605 (PERM)
RU5,2-5=800.
N2,03-4=MODEL 1N3605 (PERM)
RU6,4-5=800.
EL,0-5=2.4

DEFINED PARAMETERS
PIN=FGEN(0.01,1.0E-7,1.5E-9,1.6E-7,1.5E-9,9.9E-7,10.,TIME)
FUNCTIONS
T1=0.01,1.50E-9,1.65E-9,3.5E-7,3.
OUTPUTS
EA1,EA2,EB1,EB2,EKS,VJO,VJOB,PLOT
XSTPSZ,PLOT
RUN CONTROLS
START TIME = 0.
STOP TIME = 1.6E-6
MINIMUM STEP SIZE = 1.6E-14
MAXIMUM STEP SIZE=5.6E-9
MAXIMUM PRINT POINTS = 100
COMPUTER TIME LIMIT = 5.5
END

Figure VII-7. Test Circuit Description - Leading Edge Trigger
Figure VII-8. RESET Input Signal

Figure VII-9. B1 Input Signal
Figure VII-10. Q - Output

Figure VII-11. Q̄ - Output
**Figure VII-12. Test Circuit Description - Falling Edge Trigger**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIN</td>
<td>GEN(0,1,.1E-15,E-9,.1,.6-.7,1.5,E-9,2,E-6,.5,.TIME)</td>
</tr>
<tr>
<td>PNVT1</td>
<td>ENVTV(VC1F1,0.4,.2)</td>
</tr>
<tr>
<td>PNVT2</td>
<td>ENVTV(VC2F1,0.4,.2)</td>
</tr>
<tr>
<td>Outputs</td>
<td>FA1,EA2,EB1,EB2,ERS,VJQ,VJQB,PLUT, XSTPSZ, PLOT, RUN CONTROLS</td>
</tr>
<tr>
<td>Start Time</td>
<td>0</td>
</tr>
<tr>
<td>Stop Time</td>
<td>2.E-6</td>
</tr>
<tr>
<td>Minimum Step Size</td>
<td>1.E-10</td>
</tr>
<tr>
<td>Maximum Step Size</td>
<td>5.E-9</td>
</tr>
<tr>
<td>Maximum Print Points</td>
<td>100</td>
</tr>
<tr>
<td>Computer Time Limit</td>
<td>5.5</td>
</tr>
</tbody>
</table>

---

**Elements**

- F1, A1-A2-B1-B2-RS-VCC-TP1-TP2-TP3-Q-OB-0=MODEL RSN54L122
- ERS, 0-RS=11
- EA1, 0-A1=PIN
- EA2, 0-A2=3.1
- EB1, 0-B1=3.1
- EH2, 0-B2=3.1
- RIP, VCC-TP1=1
- J0, 0-B=0
- JUR, 0B-0=0
- RU1, 0-1=4300
- CU1, 0-1=2.E-12
- RU2, 0-1=750
- CU2, 0-1=1.5E-12
- RO3, 0B-3=4300
- CU3, 0B-3=2.E-12
- RU4, 3-0=750
- C04, 3-0=11.5E-12
- D1, 0-2=MODEL 1N3605 (PHEM)
- RO5, 2-5=800
- D2, 0B-4=MODEL 1N3605 (PLRM)
- RO6, 4-5=800
- FL, 0-5=2.4

**Defined Parameters**

- T=0...1,50.E-9,1,65.E-9,9,3,5.E-7,3
Figure VII-13. A1 Input Signal

Figure VII-14. Q - Output
The circuit shown in Figure VII-16 was described to the computer to demonstrate the performance of the single shot to trigger on the falling edge of a pulse when the device is used with external timing components. The timing components were chosen to decrease the pulse width to assure agreement with laboratory results.

The topological description for the SCEPTRE circuit analysis program is shown in Figure VII-17. The A2, B1 and B2 inputs are held at 3.1 volts and the RS and A1 inputs are as shown in Figures VII-8 and VII-18, respectively.

Figures VII-19 and VII-20 show the circuit response to these input signals; Figure VII-19 shows the Q output, and Figure VII-20 the Q output. The results verify the capability of the model to be triggered by a falling edge input signal at the A1 input and inhibited from being retriggered prematurely by the rising edge of the A1 pulse. The computer model pulse width between 1.5 volt levels shown in Figure VII-15 is approximately 250 nanoseconds. Laboratory measurements with RTP = 2K Ω and CTP = 20 pf provided pulse widths of 280 nanoseconds.
Figure VII-16. Test Circuit - With External Timing Components
Test Condition 6
Pulse Width Test + External RC Timing Components
Trigger on falling edge of input pulse

Elements

**F1, A1-A2, B1-32, RS, VCC, TP1-TP2-TP3, O-OB, 0**

- Model RSN54L122
- TRIG on falling edge of input pulse

**Figure VII-17. Test Circuit Description**
Figure VII-18. A1 Input Signal

Figure VII-19. Q - Output
The circuit shown in Figure VII-16 was described to the computer to demonstrate that the pulse width could be increased using external timing components. The topological description of the SCEPTRE circuit analysis program is shown in Figure VII-21. The input signals EA1 and EA2 are held at 0.1 volt, EB2 is held at 3.1 volts, and EB1 is a pulse as shown in Figure VII-22. The external timing components are a 20-kilohm resistor and a 40-pf capacitor. The manufacturer's preliminary information is inadequate to determine the validity of the resulting output pulse width of 1.2 μsec as shown in Figures VII-23 and VII-24. However, this is reasonable, since the external resistance is half the internal resistance while the total capacitance is tripled. Therefore one would expect the time to be approximately 1100 nanoseconds.

C. RADIATION EFFECTS

1. GAMMA RADIATION

Exposing the device to a nuclear radiation environment may affect normal performance by causing the Q and Q signal levels to vary. When exposed to pulsed gamma radiation at dose rate levels of approximately 3 x 10^{10} rads (Si)/second, the performance is only temporarily affected. Extensive testing was done by the General Electric Company. The test report with photographic recording of the results is included in Appendix VII-B.
Figure VII-21. Test Circuit Description
Figure VII-22. B1 Input Signal

Figure VII-23. Q - Output
To appropriately include the radiation effects, it was necessary to modify the device model. This was accomplished by adding Table 2 to the model description (Figure VII-4), to reflect the response of the circuit to the radiation in such a manner as to agree with the observed results. Thus the response is indicated to have a value of -2 when the voltage across JR1 and/or JR2 is 0 volts, a value of -1.0 when the voltage is 1 volt, a value of +0 when the voltage is 2 volts, and a value of 2.0 when the voltage is 3 volts. Figure VII-25 shows the manner in which this was accomplished.

To simulate test condition 6, the radiation effect in the computer is caused to occur when time equals 3.51 μseconds. The gamma ray pulse is 20 nanoseconds wide and is described in Table 3 on Figure VII-26, which also describes the test circuit conditions. Condition 6 requires that the preset be set "high", which results in the Q being low and Q high. These conditions exist at 3.51 μseconds, at which time the radiation effects are simulated. Figure VII-27 indicates the relative change
MODEL RSN4L122 (A1-A2-B1-B2-6-VCC-TP1-TP2-TP3-0-DY-8)
-- MULTIVIBRATOR --

ELEMEITNS

JAI, A1-0=0.
JIA, A2-0=0.
JUI, B1-0=0.
JUI, B2-0=0.

EELN-TP2=FIN(V) A1, VIA2, VOB1, VJ82, TIME, EE, VJRS).

RKN, VT-TP1=1.5V,
-TP1-TP2=1.5 V.
RFF, VCC-TP2=7.15 V.

-TP2-TP3=1.5 E-12.
-TP3=10.

E1.6-1=FSS(VJ0, VJRS).

R1.7-1=1000.
C1.24-1=AP(E1,VC1).

JK12.0=0.(1)X(V)1, P1)
E4.0=3.X1(V0R1+P2)
R0.4=10.
E2.0=4.X2(3.1-E1)
R2.4-5=1000.
C2.5-5=CAP(E2,VC2)
JK2-5=0.(1)X(V)1, P3)
E2.6-9=10.
E9.0-6=3.3(VK2+P3)
DEFINED PARAMETERS
P3=0.

FUNCTIONS

Q1(AA)=Q1(AB).
TABLE 2.5-6=0.5

OUTPUTS

VJS, PLOT

Figure VII-25. Computer Model Description
With Gamma Effects

Figure VII-26. Gamma Test Circuit Description
condition (i.e., EB varying from a 0 level to a 1 level and then returning) which
initiates a change in the output state since all other signal levels are kept constant.
The result of this application of simulated radiation is shown in Figures VII-28 and
VII-29 for Q and Q respectively. Drawn on the computer printouts are the results
observed during the actual tests.

The figures indicate excellent agreement between the computed results and the
laboratory test observations.

2. NEUTRON RADIATION

When the device is exposed to neutron radiation conditions, its performance may be
degraded either temporarily or permanently. The degree of the degradation, as
well as the device recovery time for those conditions which permit recovery, depends
upon the exposure level.

Exposure of test circuits to fluence levels of $1.2 \times 10^{14}$ results in an output level
reduction of approximately 0.4 volt, when the output signal is at a 1 level. When the
output signal is at a 0 level, the voltage is increased by about 0.2 volt. These
results were observed by the Air Force Weapons Laboratory when they exposed
these devices and are reported in Reference 1.*

Figure VII-30 presents the circuit transfer degradation observed during these tests,
for various fluence levels. For curve 4, which represents the contract test condition,
the output signal level drops from about 3.1 volts to approximately 2.7 volts and
rises from about 0.4 volt to approximately 0.6 volt.

* Olson, R. J., op. cit. page 16

149
Figure VII-28. $Q$ - Response to Gamma Radiation

Figure VII-29. $\bar{Q}$ - Response to Gamma Radiation
Figure VII-30. Neutron Radiation - Circuit Transfer Function
The method for incorporating this response change into the model is shown in Figure VII-31. The values of voltage sources \( EQ \) and \( EQB \), and thus the output voltage \( EQ \) and \( EQB \), are changed from a simple dependency on the voltage across the sources \( JR1 \) and \( JR2 \), respectively, to a dependency upon both the voltage across the source and the fluence level. The fluence is identified as \( P2 \) for \( EQ \) and \( P3 \) for \( EQB \). This change in dependency is accomplished by use of an additional subroutine, \( FNVT \), which is incorporated into the model description.

The subroutine \( FNVT \) is shown in Figure VII-5; the computer circuit description to produce the analysis in Figure VII-32. The inclusion of the neutron exposure effects is accomplished by redefining \( P1 \) and \( P2 \), in the model callout, to be \( PNVT1 \) and \( PNVT2 \) respectively. \( PNVT1 \) and \( PNVT2 \) establish a value for the function \( FNVT \), and thus modify the values of \( EQ \) and \( EQB \) in the device model.

The effect of the subroutine \( FNVT \) is seen in Figures VII-33 and VII-34, for \( Q \) and \( \bar{Q} \) respectively. Figure VII-33 shows that the \( 1 \) level voltage is reduced from about 2.9 volts (Figure VII-10) to approximately 2.5 volts, and the \( 0 \) signal increased from about 0.2 volt to 0.4 volt. The same change is observed when Figure VII-34 is compared with Figure VII-11. These results agree with the observed laboratory data.
Figure VII-32. Neutron Test Circuit Description
Figure VII-33. $Q$ - Response to Neutron Radiation

Figure VII-34. $\bar{Q}$ - Response to Neutron Radiation
The integrated circuit is a 4-wide 3-3-2-3 AND-OR INVERT gate. The circuit behaves in such a manner that if no AND gate is true, the circuit output is a logic 1; if any one of the four AND gates is true, the circuit output is a logic 0.

The logic representation for the circuit is shown in Figure VIII-1; the schematic representation in Figure VIII-2. The device electrical specifications as published by the manufacturer are shown in Table VIII-1.

![Logic Diagram](image1)

![Schematic Diagram](image2)
TABLE VIII-1.
ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS*</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{\text{in}(1)}$</td>
<td>$V_{\text{CC}} = \text{Min.}$</td>
<td>1.9</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Logical 1 input voltage required at all input terminals of either AND section to ensure logical 0 at output</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{\text{in}(0)}$</td>
<td>$V_{\text{CC}} = \text{Min.}$</td>
<td>0.8</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Logical 0 input voltage required at one input terminal of each AND section to ensure logical 1 at output</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{\text{out}(1)}$</td>
<td>$V_{\text{CC}} = \text{Min.}$</td>
<td></td>
<td>2.4</td>
<td>V</td>
</tr>
<tr>
<td>Logical 1 output voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{\text{out}(0)}$</td>
<td>$V_{\text{CC}} = \text{Min.}$</td>
<td></td>
<td>0.3</td>
<td>V</td>
</tr>
<tr>
<td>Logical 0 output voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{\text{in}(0)}$</td>
<td>$V_{\text{CC}} = \text{Max.}$</td>
<td></td>
<td>-0.18</td>
<td>mA</td>
</tr>
<tr>
<td>Logical 0 level input current (each input)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{\text{in}(1)}$</td>
<td>$V_{\text{CC}} = \text{Max.}$</td>
<td></td>
<td>10</td>
<td>$\mu$A</td>
</tr>
<tr>
<td>Logical 1 level input current (each input)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{\text{OS}}$</td>
<td>$V_{\text{CC}} = \text{Max.}$</td>
<td></td>
<td>-1</td>
<td>mA</td>
</tr>
<tr>
<td>Short-circuit output current</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{\text{CC}(0)}$</td>
<td>$V_{\text{CC}} = \text{Max.}$</td>
<td></td>
<td>0.99</td>
<td>mA</td>
</tr>
<tr>
<td>Logical 0 level supply current</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{\text{CC}(1)}$</td>
<td>$V_{\text{CC}} = \text{Max.}$</td>
<td></td>
<td>0.8</td>
<td>mA</td>
</tr>
<tr>
<td>Logical 1 level supply current</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Switching Characteristics $V_{\text{CC}} = 5V$, $T_A = 25^\circ\text{C}$, $N = 10$

<table>
<thead>
<tr>
<th>$\text{tpd}_0$</th>
<th>Propagation delay time to logical 0 level</th>
<th>$C_L = 50 \mu\text{F}$, $R_L = 4 \text{k}\Omega$</th>
<th>60</th>
<th>ns</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\text{tpd}_1$</td>
<td>Propagation delay time to logical 1 level</td>
<td>$C_L = 50 \mu\text{F}$, $R_L = 4 \text{k}\Omega$</td>
<td>90</td>
<td>ns</td>
</tr>
</tbody>
</table>

*For conditions shown as Min. or Max. use the appropriate value specified under recommended operating conditions for the applicable circuit type.
A. MODEL DEVELOPMENT

The computer model that has been developed to duplicate observed performance is shown in Figure VIII-3; the computer model description in Figure VIII-4. It will be noted that, as a result of earlier experience in developing models for other device types, provisions for both gamma and neutron behavior have been included in the initial model description; P1 for gamma and P4 for neutron effects.

Figure VIII-3. Computer Model
The subprogram that establishes the logic output signal level, the delay characteristics and the neutron radiation behavior is shown in Figure VIII-5.

If any of the input signals to any of the four NAND gates is less than, or equal to, 0.8 volt, an intermediate value of 1 is established as the output of the gate. Each of the intermediate values is established in this manner and then all are tested to determine their value. If all have been set to 1, then the function F57 is set equal to 3.0 volts; this represents a logic 1 for E1. If all values are not a 1, then the function is set to 0.3 volt, which represents a logic 0. Thus the signal voltage associated with E1 of Figure VIII-3, and therefore the device model output, is determined by this subprogram which also simulates the exclusive OR function of Figure VIII-1.

The time delays associated with the controlling signals, as defined by the manufacturer, are given in Table VIII-1. To obtain delays, the time constant R1 - C1 is used. Since the time delay, \(t_{pd1}\), associated with an increase in the value of the output signal, is different from that associated with a decrease in the signal level, \(t_{pd0}\), the value C1 is changed. This is accomplished by means of the function subprogram, FCAP. This subprogram sets the value of C1 equal to 300 picofarads plus a small variable that is dependent upon the voltage across C1, when the value of the voltage across C1 is less than the output signal level. If the value of the voltage E1 is equal to, or greater than, the output signal level, C1 is set to 450 picofarads, plus a small variable which is again dependent upon the actual voltage across C1.

The reason for including this variable in the function is to provide better duplication of measured results; the normal R-C time constant curve deviates too much from observed waveshapes after 3\(\tau\) is reached. The FORTRAN flow charts associated with these functions as well as the radiation response are shown in Appendix VIII-A.
Figure VIII-5. Model Subprogram
The output impedance associated with the circuit is fixed at 100 ohms. Although this is not an accurate impedance representation for all voltage and load conditions, it provides first order accuracy of output signal level. To duplicate actual impedance variations, the value of resistor RV would be made variable and a function of the load voltage and currents.

B. MODEL VERIFICATION

To demonstrate the validity of the model, the circuit shown in Figure VIII-6 was described to the computer. The topological description for the SCEPTRE circuit analysis program is shown in Figure VIII-7. The relative timing of the forcing functions EA and ED, which cause the output to change from the 0 state to the 1 state, is shown in Figures VIII-8 and VIII-9 respectively. The circuit response to these signals is shown in Figure VIII-10.

The response time of the model (i.e., the delay from the time when the forcing signal reaches 1.5 volts until the output signal rises, or falls, to 1.5 volts) is 48 nanoseconds in the positive going direction ($t_{pd1}$) and 32 nanoseconds in the negative going direction ($t_{pd0}$). These times compare with the manufacturer’s published data of $t_{pd1} = 90$ nanoseconds maximum and $t_{pd0} = 60$ nanoseconds maximum.

![Figure VIII-6. Test Circuit](image)

160
Figure VIII-7. Test Circuit Description

Figure VIII-8. A Input Signal
Figure VIII-9. D Input Signal

Figure VIII-10. Device Response

162
C. RADIATION EFFECTS

1. GAMMA RADIATION

Exposing the device to a nuclear radiation environment may affect normal performance by causing the output signal level to vary. When exposed to pulsed ionizing rays (gamma radiation) at dose-rate levels of approximately $3 \times 10^{10}$ rads (SI)/second, the performance is only momentarily affected. Extensive testing, was done by the General Electric Company. The test report with photographic recording of the results is included as Appendix VIII-B.

When a gamma radiation pulse simulation is caused to occur while the output is at a level, the response of the device is momentarily reduced. Figure VIII-11 shows both the observed and computer response to the radiation pulse.

![Figure VIII-11. Response to Gamma Radiation](image-url)
When the radiation is caused to occur when the gate output is at a 0 level, the normal reaction for the output level is to increase slightly. Figure VIII-12 shows both the observed and computer results.

The method for simulating the pulsed ionizing gamma radiation induced transient effects is to establish values for P1 of Figure VIII-4. As shown on Figure VIII-13, P1 is defined by Table 4; this change is identified as P1 = T4. By changing the time-related entries in Table 4, the radiation simulation is caused to occur whenever desired. For the results shown on Figure VII-11, the gamma pulse is caused to occur at 0.51 μseconds.

Figures VIII-11 and VIII-12 demonstrate the agreement between the computed results and the laboratory observations.
2. NEUTRON RADIATION

When the device is exposed to neutron radiation conditions, its performance may be degraded either temporarily or permanently. The degree of the degradation as well as the device recovery time, for those conditions which permit recovery, depends upon the exposure level.

Exposure of test circuits of fluence levels of $1.2 \times 10^{14}$ results in an output level reduction of approximately 0.4 volt, when the signal is at a 1 level. When the output signal is at a 0 level, the voltage is increased by about 3.2 volt. The results were observed by the Air Force Weapons Laboratory when they tested these devices and are reported in Reference 1.* Figure VIII-14 presents the circuit transfer function degradation observed during these tests, for various fluence levels. For curve 4, which represents test condition 4, the output signal level drops from about 3.1 volts to approximately 2.7 volts and rises from about 0.16 volt to approximately 0.36 volt.

* Olson, R. J., op. cit., page 16
Figure VIII-14. Neutron Radiation - Circuit Transfer Function

1 = INITIAL EXPOSURE
2 = 6.6 x 10^{13} n/cm^2
3 = 8.0 x 10^{13} n/cm^2
4 = 1.2 x 10^{14} n/cm^2
5 = 1.8 x 10^{14} n/cm^2
6 = 2.4 x 10^{14} n/cm^2

T_a = 25°C
V_{cc} = 5 V
FANOUT = 10
The method for incorporating this response change into the model is shown on Figure VIII-15. Since P4 was originally set equal to zero, the value of the output voltage, EV, is changed from a simple dependency on the voltage across current source, JR1, to a dependency upon both the capacitor voltage and the fluence level. This is done by setting P4 equal to the function FNVT.

The computer description to produce an analysis of the device in the test circuit configuration is shown in Figure VIII-15 and is accomplished by changing the value of P4 to be equal to FNVT, which is defined as dependent upon the function FNVT. The results of the analysis are shown in Figure VIII-16. It can be seen that the 1 signal level is reduced from that observed in Figure VIII-10 (from 2.9 volts to 2.5 volts) and the 0 signal level is increased from 0.5 volt to 0.7 volt. These results would be those expected from a radiation exposure of the device to the specified fluence level.

```
ELEMENTS
EA.0-A=GEN(0.3.0.PR.165.E-9,PF.500.E-9,100.TIME) 
EV.0-D=GEN(0.3.0.PR.500.E-9,PF.1000.E-9,100.TIME) 
R2.V-3=4300
C2.V-3=2.6E-12
R3.3-0=750
C3.3-0=15.E-12
D1.V-4=MODEL IN3605 (PERM)
R4.4-5=800
R5.6-5=1.
+E2.0-6=2.4
DEFINED PARAMETERS
PR=15.E-9
PF=15.E-9
PNVT=FNVT (VC1F1,0.4,0.7)
OUTPUTS 
EA.FN.PILOT
RUN CONTROLS
START TIME = 0.
MAXIMUM PRINT POINTS = 204
COMPUTER TIME LIMIT = 5.5
STOP TIME=1999.E-9
END
SYSTM NOW ENTERING SIMULATION
```

Figure VIII-15. Neutron Radiation Test Circuit Description
Figure VIII-16. Device Response to Neutron Radiation
SECTION IX
HARRIS HA2700 OPERATIONAL AMPLIFIER

The Harris Semiconductor HA2700 Operational Amplifier is a radiation-resistant integrated circuit. No schematic representation or frequency response data for the device is available from the manufacturer. However, the published electrical characteristics are shown in Figure IX-1.

ABSOLUTE MAXIMUM RATINGS

Maximum ratings are limiting values above which permanent damage may occur.

- Voltage Between V+ and V- Terminals: +44.0 Volts
- Differential Input Voltage: ±18.0 Volts
- Internal Power Dissipation: 300mW
- Storage Temperature Range: -65°C ≤ TA ≤ +150°C

ELECTRICAL CHARACTERISTICS

V+ = +15.0 V.D.C. V- = -15.0 V.D.C.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TYP</th>
<th>MIN</th>
<th>MAX</th>
<th>TYP</th>
<th>MIN</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>INPUT CHARACTERISTICS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Offset Voltage (Note 1)</td>
<td>±350 mV</td>
<td>0.05</td>
<td>0.5</td>
<td>±350 mV</td>
<td>0.05</td>
<td>0.5</td>
</tr>
<tr>
<td>Bias Current</td>
<td>±350 mA</td>
<td>10</td>
<td>0.0</td>
<td>±350 mA</td>
<td>10</td>
<td>0.0</td>
</tr>
<tr>
<td>Offset Current</td>
<td>±350 mA</td>
<td>10</td>
<td>0.0</td>
<td>±350 mA</td>
<td>10</td>
<td>0.0</td>
</tr>
<tr>
<td>Common Mode Range</td>
<td>±350 mV</td>
<td>10</td>
<td>0.0</td>
<td>±350 mV</td>
<td>10</td>
<td>0.0</td>
</tr>
<tr>
<td>SPANNER CHARACTERISTICS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Large Signal Voltage Gain</td>
<td>±350 mV</td>
<td>20</td>
<td>0.0</td>
<td>±350 mV</td>
<td>20</td>
<td>0.0</td>
</tr>
<tr>
<td>Common Mode Range</td>
<td>±350 mA</td>
<td>10</td>
<td>0.0</td>
<td>±350 mA</td>
<td>10</td>
<td>0.0</td>
</tr>
<tr>
<td>Output Characteristics</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Voltage Swing</td>
<td>±350 mV</td>
<td>20</td>
<td>0.0</td>
<td>±350 mV</td>
<td>20</td>
<td>0.0</td>
</tr>
<tr>
<td>Output Current</td>
<td>±350 mA</td>
<td>10</td>
<td>0.0</td>
<td>±350 mA</td>
<td>10</td>
<td>0.0</td>
</tr>
<tr>
<td>TRANSIENT RESPONSE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Settling Time (Note 3)</td>
<td>±350 mV</td>
<td>10</td>
<td>0.0</td>
<td>±350 mV</td>
<td>10</td>
<td>0.0</td>
</tr>
<tr>
<td>POWER SUPPLY CHARACTERISTICS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply Current</td>
<td>±350 mA</td>
<td>10</td>
<td>0.0</td>
<td>±350 mA</td>
<td>10</td>
<td>0.0</td>
</tr>
</tbody>
</table>

NOTES:
1. Can be adjusted to zero with 1 megohm pot between Pins 1 and 8, tap to 7.
2. CAUTION Device may be destroyed by shorting Pin 1 or 8 to any other pin or voltage while power is applied.
3. RL = 2K, CL = 100pF
4. V0 = ±10.0 Volts
5. VCM = ±5 Volts
6. VSup = ±10.0 Volts to ±200 Volts
7. Noninverting, unity gain, output voltage swing is 10.0 Volts

Figure IX-1. Published Electrical Characteristics
A. **MODEL DEVELOPMENT**

1. **LINEAR MODEL**

Two different models have been developed for this device. The first, for use with linear programs is shown in Figure IX-2. Figure IX-3 shows the open loop gain measured in the laboratory for the device and the computer analysis results for the model using the CORNAP circuit analysis program. The circuit was also analyzed in the unity gain configuration; the computer circuit description for the analysis is shown in Figure IX-4 and the analysis results in Figure IX-5.

![Figure IX-2. HA 2700 Model - Linear Model](image)

**Circuit Diagram:**
- RA1 → CA1 → RA7: Pole @ 0.7 Hz
- RA2 → CA2: Pole @ 35 kHz
- RA8 → CA3 → RA10: Pole @ 5 kHz
- RA9 → CA4: Pole @ 400 kHz
- RA7 → CA1: Zero @ 2.5 kHz
- RA10 → CA3: Zero @ 50 kHz

---

**Figure IX-2. HA 2700 Model - Linear Model**
Figure IX-4. Computer Description - Linear Model
2. NONLINEAR MODEL

The model that has been developed for use with the SCEPTRE circuit analysis program is shown in Figure IX-6. It will be noted that this model is simpler than that used for the linear programs. The reduction in the quantity of elements needed results primarily from a desire to improve computer analysis time when an iterative analysis procedure is used. Experience has established that only the low frequency poles and zeros are required for this type of nonlinear model. Therefore the entire high frequency network has been eliminated from the model. Also, since the time response of the device is dependent upon the input impedance, capacitor $C_{IN}$ is included in the model to duplicate observed conditions. The current sources $J_I$ and $J_N$ and their associated resistors $R_I$ and $R_N$, are incorporated in the model to accommodate the limitations of SCEPTRE as well as in anticipation of including offset current conditions in future work. The computer model description is shown in Figure IX-7.
\[ EA1 = f(GAIN, VCIN) \]
\[ EA3 = f(VCA2, FOSC) \]
\[ FOSC = f(\text{INPUT SIGNAL}) \]

Figure IX-6. HA 2700 Model - Non-Linear Model

```plaintext
MODEL HA2700(N=1-OUT=GND)

ELE iENTS
JT, IT=11=0.
R1, I-GND=1.E-3
JN, NN=GND=0.
RN, NN=GND=1.E-3
RIN, NN=1.E-6
CIN, N=1.E-12
EA1, GND=3=x1((2.E6-P4)*VCIN)
RA1, 3-4=100.
CA1, 4-6=22E6.E-6
RA7, 6-GND=0.25
RA2, 4-5=100.E3
CA2, 5-GND=45.E-12
EA3, GND-12=01(VCA2, P1, P3)
RA6, 12-OUT=100.
J0, (OUT-GND)=0.

FUNCTIONS

01(A, R, C)=(A*R*C)

DEFINED PARAMETERS
P1=4.
P2=10.
P3=FOSC(VJN, TIME)
P4=0.

OUTPUTS
VJN, PLOT
P3, PLOT
P1, VCIN, VCA2, EA3, VJU, PLOT
```

Figure IX-7. Computer Description - Non-Linear Model

174
Both published data and laboratory measurements indicate the presence of high frequency oscillations which occur during a change in signal level when the device is connected in a unity gain configuration. Measurements indicate that the frequency of the oscillations is between 8 and 12 megahertz. For the sake of visual clarity, the frequency used in the model is set at approximately 5 megahertz. The presence of the oscillatory signal is established by the subprogram FOSC shown in Figure IX-8.

The oscillation generator, FOSC, produces a constant amplitude sine wave (fixed frequency = 4.78 MHz) when the slope of the input signal at the non-inverting input terminal exceeds a threshold level of $1 \times 10^6$ volts/sec. A time function is included in the generator to establish an arbitrary time that is equivalent to time-equal-to-zero conditions, when the threshold of any signal exceeds the defined slope. The slope of the input (DVDT) is determined by comparing the incremental change in voltage, at the input terminal, to the integration step size (time change). As long as the absolute value of DVDT is less than the threshold, the oscillator output is zero and the time delay, $T_0$, is reset to the present time. When the absolute value of DVDT exceeds the threshold, the oscillator output is a constant amplitude sine wave delayed by $T_0$. The function generator output is established only for inputs to the non-inverting terminal of the op amp, but can be extended, in similar fashion, to the inverting input. The FORTRAN flow charts associated with these functions as well as the radiation response are shown in Appendix IX-A.

Figure IX-8. Model Subprogram
B. MODEL VERIFICATION

To duplicate the observed performance of the amplifier when it is connected in a unity gain configuration, the circuit was described to the computer as shown in Figure IX-9. Applied to the circuit was an input signal (Figure IX-10) that rises from 0 volts to 5 volts in 0.5 microsecond, and returns at the same rate. The response of the device is shown in Figure IX-11. The photographically recorded laboratory signal which this output is intended to duplicate is shown in Figure IX-12. It can be seen that the computer response closely simulates the observed performance.

```
TIMING TEST CIRCUIT HA270U
SAVED AS HA270UA
ELEMENTS
A1,3-2-6-GND=MODEL HA270U
E1,GN0-3=FGEN(0.,5.,0.,5E-6,1.E-6,5E-6,5.E-6,5.,TIME)
R2,6-2,=1.
RL,6-GND=2.E3
RUN CONTROLS
STOP TIME = 2.E-6
COMPUTER TIME LIMIT = 9.
MAXIMUM PRINT POINTS = 100.
MAXIMUM INTEGRATION PASSES = 75000
MINIMUM STEP SIZE = 1.E-15
OUTPUTS
E1,PLUT
XSTPSZ,PLUT
END
```

Figure IX-9. Test Circuit and Computer Description
Figure IX-10. Input Signal

Figure IX-11. Output Response
Figure IX-12. Observed Device Response
C. RADIATION EFFECTS

1. GAMMA RADIATION

Exposing the device to a nuclear radiation environment may affect normal performance by causing the output signal level to vary. When exposed to pulsed ionizing rays (gamma radiation) at dose rate levels of approximately $3 \times 10^{+10}$ rads (SI)/second, the performance is only momentarily affected. Extensive testing was done by the General Electric Company. The test report, with photographic recording of the results, is included in Appendix IX-B.

When the amplifier is connected in the same voltage follower configuration as described earlier, but with a constant voltage applied to the n-inverting input terminal, the output remains constant. If the voltage is established at 5 volts and the device exposed to a gamma transient, the output is perturbed.

When this condition is simulated in the computer, the output change is as shown in Figure IX-13. This response is intended to be a copy of Shot 5410 in Appendix IX-B. The computer output is obtained by means of subprogram FGAM, which is shown in Figure IX-14.

Figure IX-13. Output Response to Gamma Radiation
The gamma simulator, FGAM, produces an oscillatory burst when a gamma pulse is simulated in the computer circuit description. A function is included in the generator to establish an arbitrary time that is equivalent to time-equal-to-zero-conditions, when the leading edge of a gamma pulse exceeds a threshold level of 0.2 volt. When the slope of the gamma pulse (DGAMDT) is positive and the level of the gamma signal exceeds the threshold level, the burst generator flag (NBURST) is set to 1.

The integration time immediately prior to NBURST changing to a 1 is saved as TO is summed with a laboratory observed burst width to determine the TIME when the burst generator is to be turned off (NBURST = 0). The interval of time during which NBURST is equal to 1, FGAM, is a "beat" signal which is the sum of two periodic sine waves (1.11 MHz and 4.9 MHz) and for all other TIME is zero.

To incorporate this effect into the model, JR1 is changed from a zero valued current source to a dependency upon FGAM, as shown in Figure IX-15. The means of causing the circuit to respond to a gamma pulse is shown in Figure IX-16, which is the computer circuit description. In the amplifier callout, PGAM, one of the arguments in FGAM, is changed to be equal to TGAM which represents the presence of a 20 nanosecond gamma transient at 6.010 microseconds.

The computer results shown in Figure IX-13 indicates reasonable agreement with observed responses of this type of device.
Figure IX-15. Model Description With Gamma Effects

Figure IX-16. Gamma Radiation - Test Circuit Description
When a device is exposed to neutron radiation conditions, its performance may be degraded either temporarily or permanently. The degree of degradation as well as the device recovery time, for those conditions which permits recovery, depends upon the exposure level.

Exposure of circuits to a fluence level of $1.2 \times 10^{14}$ results in a reduction of the device gain. Although no precise data is available at this time, it is estimated that exposure of the amplifier to the referenced fluence level will result in a gain reduction of about 10; i.e., the gain will be reduced from 2 million to 200,000. This latter value was used in the model to demonstrate that the method of reflecting device behavior to neutron radiation atmospheres is correct, even if the numerical results prove to be slightly in error.

The method for incorporating this capability into the model is shown in Figure IX-11. The value of the voltage $E_{A1}$ is changed from a dependency upon the device gain and the voltage across the capacitor, $C_{IN}$, to a dependency that also includes the fluence level. The fluence level is defined in the model as $P_4$, which under normal conditions is set equal to zero. When radiation exposure performance is desired, $P_4$ is redefined to have a value of $1.8 \times 10^6$, as indicated under "rerun description" on Figure IX-18.

Since the gain of the device is still high (200,000), the output signal would still be expected to closely resemble that obtained under non-radiation conditions. Figure IX-19 indicates that this does occur. However, a comparison between this figure and Figure IX-11 shows the effects of the reduced gain condition. It is seen that the phase of the oscillations present on the rising and falling edges of the output signal are different; the time required for the signal to stabilize at 5 volts is about 0.8 microseconds, compared to less than 0.6 microseconds for normal operation; and the return to a zero signal level is progressing at a much slower rate. Thus, the expected results of reduced performance capability are demonstrated by the model.
Figure IX-17. Model Description With Neutron Effects

```
TIMING TEST CIRCUIT HA2780
SAVE AS HA2780A
ELEME NTS
A1,3-6-GND=MODEL HA2/CH
E1,4-8=FGEN(0.,5,,0.,5E-6.1.E-6.5E-6.5E-6.5.,TIME)
R7,6-2=1.
R8,6-GND=2,E3
RUN CONTROLS
STOP TIME = 2.E-6
COMPUTER TIME LIMIT = 9.
MAXIMUM PRINT POINTS = 100.
MAXIMUM INTEGRATION PASSES = 1500
MINIMUM STEP SIZE = 1.E-15
OUTPUTS
E1,PLUT
VSTP'S,PLUT
DEFINITION PARA METER S
P1,4.
P2=10.
P3=V0.5C(VJN,TME)
P4=0.

Figure IX-18. Neutron Radiation - Test Circuit Description
```
Figure IX-19. Response to Neutron Radiation
Figure IX-19. Response to Neutron Radiation
Figure X-2. Op-Amp Frequency Response

Figure X-3. µA744 Linear Model
Figure X-4. Open Loop Gain - Bode Plot

![Bode Plot Graph]

Figure X-5. Computer Description - Linear Model

```
1U.3g u2W/2 * Delay 11mF v 0 SECONDS

'HA744 OF AMP MODEL ANY TEST CIRCUIT'
V1,3,0=1.7, v, RA
V2,6,0=5.6,4, v, C3
V, 1, 0
L1,4,0=1.6, f, 0
C7,5, R=1.6, L=14
N1,2,2=1.6, f, 0
R1,2,6=1.6, f, 0
H1,2,0=10+L3, v
R1, 2 = 750, f
R1, 3 = 1.6, f
R1, 4 = 1.6, f
R1, 14 = 1.6, f
R1, 9 = 5.6, f
L1, 9 = 1E-3
C1, 5 = 0.0
H6, 6, 12=1500
C6, 12, 13=1.6, f
R1, 14, v=1, V, C4
C4, 12, v=0
LOGFREQ=10, 100, 1, E6
PRINT DATA
TRAPTRAP
EXECUT
```
2. NONLINEAR MODEL

The model that has been developed for use with the SCEPTRE circuit analysis program is shown in Figure X-6. It will be noted that this model is simpler than that used for the linear programs. The reduction in the number of elements needed for a satisfactory model results primarily from a desire to improve computer analysis time when an iterative analysis procedure is used. The computer model description for the SCEPTRE-analysis program is shown in Figure X-7. The input signal characteristic is shown in Figure X-8, and the device response signal in Figure X-9. It is seen that the slew rate limitation of the device causes a delay before the output signal reaches the input signal level, as well as a delay in returning to the zero input signal level, when the device is connected in a gain-of-10 voltage amplifier circuit. The test circuit schematic and computer description are shown on Figure X-10.

![Figure X-6. μA744 Non-Linear Model](image)

![Figure X-7. Computer Description - Non-Linear Model](image)
Figure X-8. Input Signal

Figure X-9. Output Response
B. RADIATION EFFECTS

1. GAMMA RADIATION

Exposing the device to a nuclear radiation environment may affect normal performance by causing the output signal level to vary. When exposed to pulsed ionizing rays (gamma radiation) at dose rate levels of approximately $3 \times 10^{10}$ rads (Sv)/second, the performance is only momentarily affected. Extensive testing was done by the General Electric Company. The test report, with photographic recording of the results, is included as Appendix X-B.
The tests were conducted with a fixed dc input signal on the non-inverting terminal. The circuit was then exposed to a gamma pulse and the results photographically recorded. For radiation test condition #7 (i.e., a gain-of-10 circuit configuration with a 1.15 volt input signal), it is seen that the device goes into negative saturation. For the many devices tested, delays between a minimum of 5 microseconds to a maximum of 30 microseconds were observed, before the device started out of saturation.

The computer description for including this radiation effect into the model is shown in Figure X-11. The independent current source, J1B1, is changed from a zero value to a dependency upon the device response to gamma exposure (Table 1 of Figure X-11), and the time of occurrence of the transient (Table 2). This change is defined as P1 in the computer description.

For the computer analysis, the radiation transient is simulated to occur at 19 microseconds. The input signal, E1, is set to 1.15 volts to simulate the laboratory test conditions. The computer analysis of this circuit is shown in Figure X-12. Considerable variation was observed in the response of devices subjected to these tests. The results showed some devices recovered with almost no delay, at approximately the same rate as shown on Figure X-12, while others had recovery times less than that drawn on the figure. The observed results for the maximum delay device are drawn on this figure. The small, transient recovery pulse drawn on the figure was not present in all devices tested but appears to be partially correlatable with increased delay to recovery.
It should be noted that the model description as it exists is limited to providing proper gamma radiation response for either a positive input signal on the non-inverting terminal or a negative input signal on the inverting terminal. Further effort will be required to accommodate all input signal/gamma transient combinations. However, the method for incorporating the proper device response has been developed in the existing model.

2. NEUTRON RADIATION

When a device is exposed to neutron radiation conditions, its performance may be degraded either temporarily or permanently. The degree of degradation as well as the device recovery time, for those conditions which permit recovery, depends upon the exposure level.

Exposure of circuits of fluence levels of $1.2 \times 10^4$ results in an output level reduction. Data obtained from manufacturer published data and a Fairchild Semiconductor in-house memorandum indicates that a gain reduction, as a result of exposure to a fluence level of $10^{14}$, is such as to reduce the gain of the amplifier immediately after exposure to 18000. Figure X-13 shows the published data,
The method for incorporating this capability into the model is shown in Figure X-14. The value of the voltage $E_{AI}$ is changed from a dependency upon the device gain and the voltage across the capacitor, $C_{IN}$, to a dependency that also includes the fluence level. In this case the gain is reduced to a level of 18000 by changing the expression $X_1$ to include the factor $P_2$. Under no radiation conditions, $P_2$ is set equal to zero; after exposure, it is set equal to 27000. The method to accomplish this is shown in Figure X-15. Under "rerun" conditions, $P_2$ in Figure X-14 is changed from zero to 27000.

Since the level of the output signal for the overall test circuit is controlled by the relationship of resistors $R_1$ and $R_F$, it would be expected that the 12.5 signal level observed in Figure X-9 would be unchanged.

Figure X-16 shows the effects of the analysis under the neutron radiation exposure; i.e., reduced gain conditions. It is seen that the time required for the output signal to reach the level of the input signal has been increased to such an extent that it never reaches the 12.5 volt level, when the circuit is subjected to the same condition that resulted in the performance shown in Figure X-9. It is seen that increased time is also required for the device to return to the zero signal level. Thus, the expected result of reduced performance capability is demonstrated by the model.
MODEL HA744(NI-1-OUT-GND)
OPERATIONAL AMPLIFIER
ELEMENTS
RIN,N1-1=750.E3
CIN,N1-1=1.E-12
EA1,GND-3=V1*(45000.-P2)*VC1N
RA1,3-4=1.5E3
CA1,4-GND=16.E-6
IB1,4-GND=P1
EC1,GND-12=X3(VJB1)
RC1,12-OUT=150.

Functions
Q1(A,B) = (A*B)
Q2(A) = (32.E-6-3U.E-6*ARS(A)/15.)
TABLE t = 0.,-1.,-1.,1.,-5.,2.,1.,3.,2.
T2 = 0.,10.E-6,1.,18.E-6,5,19.E-6,1.,20.E-6,5,20.E-6,0.

 Declined parameters
P1=0.
P2=0.

Outputs
VCIN,FA1,VJ81,VJ80,PLT
P1(GAMMA),PLT

Figure X-14. Model Description With Neutron Effects
Figure X-15. Neutron Radiation - Test Circuit Description
Figure X-16. Response to Neutron Radiation
APPENDIX I

INTRODUCTION TO INDIVIDUAL DEVICE TESTS

This appendix describes the data base for FXR and NVT responses for the ten different devices selected for modeling. The FXR responses were obtained by test at the Radiation Effects Laboratory of the Space Division, General Electric Company, with one exception. The one exception is the FSC 9704; data on this device has been generated earlier and was supplied through the courtesy of Capt. D. Alexander of the AFWL. The FXR responses are for dose rates of the order of $10^3$ to $3 \times 10^{10}$ rads (Si)/second. Photographs of the physical conditions under which the tests were conducted are shown in Figures A-1 through A-4. Figure A-5 represents a summation of tests conducted.

The neutron degradation data was primarily collected from prior reports; these reports were obtained from AFWL, SAMSO, REIC, Fairchild and others. The exception is the HA-2700-2; data for this device was obtained by irradiations at the Aberdeen (Army) Pulsed Base Reactor. The neutron degradation data is generally for $10^{14}$ ns/cm$^2$ (1 Mev silicon damaged equivalent), and the data follows the FXR data in each section of this appendix.

Typical electrical test circuits are shown in Figures A-6 and A-7. Figure A-6 indicates the manner of connecting a digital device into the radiation test installation; Figure A-7, an analog device. The gain data for the emitter follower circuit that was used to couple the circuit response to the oscilloscope are shown in Table 1-1.

A single, representative, sample for each device type is included in the appendices. All information is not included in this report.

Table 1-2 indicates the number of integration steps required to evaluate device performance under varying conditions. This information permits some evaluation of the device models and the effects of including radiation performance characteristics in the descriptions.

<table>
<thead>
<tr>
<th>$V_{in}$ (DC)</th>
<th>$V_{out}$ (DC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Volts</td>
<td>0 Volts</td>
</tr>
<tr>
<td>1</td>
<td>0.01</td>
</tr>
<tr>
<td>2</td>
<td>0.06</td>
</tr>
<tr>
<td>3</td>
<td>0.1</td>
</tr>
<tr>
<td>4</td>
<td>0.15</td>
</tr>
<tr>
<td>5</td>
<td>0.2</td>
</tr>
<tr>
<td>6</td>
<td>0.28</td>
</tr>
</tbody>
</table>
Figure A-1. Test Setup at Face of Flash X-Ray Machine

Figure A-2. Interior View of Test Box Showing Lead Shielding and Electronics

Figure A-3. Side View Showing Addition of Lead Aperture Brick

Figure A-4. Detail View Through Aperture
<table>
<thead>
<tr>
<th>Device</th>
<th>Circuits Per Device</th>
<th>FXR Circuits Tested</th>
<th>FXR Test Conditions</th>
<th>FXR Outputs Monitored Per Circuit</th>
<th>NVT Tested</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSC 9704 Dual 4 Input NAND Gate</td>
<td>2</td>
<td>3 (Ref 3)</td>
<td>6</td>
<td>1 (Ref 2)</td>
<td></td>
</tr>
<tr>
<td>FSC 9774 Dual D Flip-Flop</td>
<td>2</td>
<td>8</td>
<td>12</td>
<td>2 (Ref 2)</td>
<td></td>
</tr>
<tr>
<td>FSC 9780 4 Bit Shift Register</td>
<td>1</td>
<td>4</td>
<td>5</td>
<td>4</td>
<td>12 (Ref 2)</td>
</tr>
<tr>
<td>FSC μA744 Operational Amplifier</td>
<td>1</td>
<td>5</td>
<td>8</td>
<td>1</td>
<td>24 (Ref 4)</td>
</tr>
<tr>
<td>HA 2700 Operational Amplifier</td>
<td>1</td>
<td>8</td>
<td>8</td>
<td>1</td>
<td>(TBD) 12</td>
</tr>
<tr>
<td>TI RSN54L00 Quad 2-Input NAND Gate</td>
<td>4</td>
<td>8</td>
<td>5</td>
<td>1</td>
<td>≥6 (Ref 2, 5)</td>
</tr>
<tr>
<td>TI RSN54L57 ANL-OR-Invert Gate</td>
<td>1</td>
<td>5</td>
<td>5</td>
<td>1</td>
<td>≥1 (Ref 2, 5)</td>
</tr>
<tr>
<td>TI RSN54L72 J-K Master Slave Flip-Flop</td>
<td>1</td>
<td>4</td>
<td>10</td>
<td>2</td>
<td>6 (Ref 2, 5)</td>
</tr>
<tr>
<td>TI RSN54L74 Dual D Flip-Flop</td>
<td>2</td>
<td>4</td>
<td>12</td>
<td>2</td>
<td>5 (Ref 2, 5)</td>
</tr>
<tr>
<td>TI RSN54L122 Monostable Multivibrator</td>
<td>1</td>
<td>7</td>
<td>5</td>
<td>2</td>
<td>5 (Ref 2, 5)</td>
</tr>
</tbody>
</table>

Figure A-5. Radiation Response Summary

---

2 Clemens, D. P., *op. cit.* page 121

3 Alexander, D. R., "Report on the 9704 NAND Gate", Air Force Weapons Laboratory, 15 August 1969

4 MacDougall, J., "Tests Performed on the μA744 and Other Products Using Neutron Radiation", Private Communication

FIGURE A-7. HA-2700 Test Schematic
<table>
<thead>
<tr>
<th>DEVICE</th>
<th>ANALYSIS TIME (MICROSECONDS)</th>
<th>NO RADIATION</th>
<th>WITH GAMMA</th>
<th>WITH NEUTRON</th>
</tr>
</thead>
<tbody>
<tr>
<td>RSN54L00</td>
<td>1</td>
<td>1100</td>
<td>1170</td>
<td>1070</td>
</tr>
<tr>
<td>9704</td>
<td>1</td>
<td>9200</td>
<td>10,900</td>
<td>8860</td>
</tr>
<tr>
<td>9774</td>
<td>1</td>
<td>970</td>
<td>1400</td>
<td>1600</td>
</tr>
<tr>
<td>RSN54L72</td>
<td>2</td>
<td>1500</td>
<td>1600</td>
<td>1400</td>
</tr>
<tr>
<td>9780</td>
<td>5</td>
<td>3480</td>
<td>4800</td>
<td>3570</td>
</tr>
<tr>
<td>RSN54L122</td>
<td>1</td>
<td>1060</td>
<td>1280</td>
<td>1920</td>
</tr>
<tr>
<td>RSN54L57</td>
<td>2</td>
<td>1060</td>
<td>1650</td>
<td>1710</td>
</tr>
<tr>
<td>HA 2700</td>
<td>2</td>
<td>8930</td>
<td>3100</td>
<td>8930</td>
</tr>
<tr>
<td>μA744</td>
<td>50</td>
<td>1190</td>
<td>1400</td>
<td>765</td>
</tr>
</tbody>
</table>
APPENDIX II
RSN54L00 NAND GATE

A. FLOW CHARTS

FUNCTION FN2(R, B, C, O, E, F)

IF(A .LE. C .OR. B .LE. C)
  GO TO 4

IF(A .GE. E .AND. B .GE. E)
  GO TO 5

FN2 = 0 - MINI(A, B)
RETURN

4
  IMP = 0
RETURN

5
  FN2 = F
RETURN

-- CAPACITOR SELECTOR --

C
  V = 0
  G = 0
  Q = Q1.
  V = 0
  G = 0
  Q = Q1.


203
B. TEST CONDITIONS AND RESULTS

1. GAMMA RADIATION

Two of these devices were tested on the flash X-ray under several circuit performance conditions. A cross-reference between the circuit conditions and the photographed test results is shown in Table 2-1. The irradiations, at 20 nano-seconds pulse width, were at $3.1 \times 10^{10}$ rads (SI)/second. The response photographs presented are for device #1.

All test conditions show substantial transient response due to radiation when the results are compared with the pretest performance as seen in the first photograph.

2. NEUTRON RADIATION

All neutron radiation behavior data was obtained from Reference 1.*

<table>
<thead>
<tr>
<th>SHOT # (Device 1)</th>
<th>COND. #</th>
<th>INPUTS A</th>
<th>B</th>
<th>NORMAL OUTPUT Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>5333</td>
<td>1</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>5318</td>
<td>2</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>5319</td>
<td>3</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>5320</td>
<td>4</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>5330</td>
<td>5</td>
<td>H, L, H</td>
<td>H</td>
<td>L, H, L</td>
</tr>
<tr>
<td>5331</td>
<td>6</td>
<td>L, H, L</td>
<td>H</td>
<td>H, L, H</td>
</tr>
</tbody>
</table>

* Olson, R. J., op. cit. page 16
<table>
<thead>
<tr>
<th>Condition 4 - Device #1 - Shot #5320</th>
<th>Condition 5 - Device #1 - Shot #5322</th>
</tr>
</thead>
<tbody>
<tr>
<td>![Condition 4 Image]</td>
<td>![Condition 5 Image]</td>
</tr>
</tbody>
</table>

A. 1Y  
0.1 V/Div  
0.1 μsec/Div  

B. 2Y  
0.1 V/Div  
0.1 μsec/Div  

A. 1Y  
0.1 V/Div  
0.1 μsec/Div  

B. 2Y  
0.1 V/Div  
0.1 μsec/Div  

Note: A = Upper Trace; B = Lower Trace.
APPENDIX III
FAIRCHILD 9704 FOUR-INPUT NAND GATES

A. FLOW CHARTS

MODEL: 9704 - 4 INPUT NAND GATE SUBPROGRAM
OUTPUT: STATE GENERATOR
C: A = VJA B = VJB C = VJC D = VJD
E: E = 0.8 F = 0.3 G = 0.70 H = 0.4

FUNCTION FN4(A, B, C, D, E, F, G, H)


IF (A.GE.G AND. B.GE.G AND. C.GE.G AND. D.GE.G)

FN4 = \text{AMIN}(A, B, C, D)
RETURN

IF FN4 = F
RETURN

IF FN4 = H
RETURN

C = CAPACITOR SELECTOR

208
B. TEST CONDITIONS AND RESULTS

1. GAMMA RADIATION

Test conditions and results are based on Air Force Weapons Laboratory data and are not included in this appendix.

2. NEUTRON RADIATION

The performance characteristics of these devices should change with neutron exposure in a manner quantitatively similar to that of the 9780 device, as described in Reference 2*, per the advice of D. Myers of Fairchild Semiconductor.

---

*Clemens, D. P., op. cit. page 121
APPENDIX IV
FAIRCHILD 9774-D FLIP-FLOP

A. FLOW CHARTS

MODEL 9774 - D TYPE FLIPFLOP SUBPROGRAM

OUTPUT STATE GENERATOR

VSET = VOLTAGE AT SET INPUT
VRESET = VOLTAGE AT RESET INPUT
VCLOCK = VOLTAGE AT CLOCK INPUT
VORIVE = VOLTAGE AT 0-INPUT
XCLOCK = VOLTAGE AT CLOCK INPUT DURING LAST COMPUTATION

XGEN = VOLTAGE AT GATE(EI) DURING LAST COMPUTATION

FUNCTION FEI(VSET, VRESET, VCLOCK, VORIVE, TIME)

IF (TIME .LE. 0.)

IF (TIME .LE. 0.)

VORIVE = VOL19GE AT 0-INPUT

XCLCCK = VCLOCK

XGEN = 3.0

IF (VSLT .LE. 1.2)

GO TO 1

IF (VRESET .LE. 1.7)

GO TO 2

A1

211
IF(A .LT. 2.8)

GO TO 110

Y = -8

GO TO 150

Y = 0.05

GO TO 150

Y = 0.15

GO TO 150

Y = 0.1

GO TO 150

IF(E1 = Y)

RETURN

END
B. TEST CONDITIONS AND RESULTS

1. GAMMA RADIATION

Four of these devices were tested singly on the flash X-ray, in active circuits at dose rates of about $3 \times 10^{10}$ rads (Si)/second. Each device has two identical circuits and inputs were set up simultaneously, parallel. The devices were tested in 11 different conditions, as detailed on Table 4-1. Data is presented for device #123. The pretest and No. 1 conditions involved switching the data input at 50 percent of the clock rep rate; hence the output clocked also. Input conditions 2 and 3 involved clocking with other inputs fixed.

All other conditions involved d-c input levels. The pretest shot shows the precise clock pulse shape; but does not show the a-c data input signal as it was on the pretest and condition 1 shots. The radiation pulse time relationship to the clock pulse is shown on all the condition 1-3 shots as a superposition (−) on the clock pulse. The radiation pulse effect on the Q and Q output traces is quite obvious as to time and effect. The dose rate as measured ahead of the sample was $3.2 \times 10^{10}$ rads (Si)/second.

2. NEUTRON RADIATION

The performance characteristics of these devices should change with neutron exposure in a manner quantitatively similar to that of the 9780 device, as described in Reference 2*, per the advice of D. Myers of Fairchild Semiconductor.

<table>
<thead>
<tr>
<th>SHOT#</th>
<th>COND. #</th>
<th>PRESET</th>
<th>CLEAR</th>
<th>CLOCK</th>
<th>DATA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pretest</td>
<td>1</td>
<td></td>
<td></td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>5262</td>
<td>2</td>
<td></td>
<td></td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>5261</td>
<td>3</td>
<td></td>
<td></td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>5260</td>
<td>4</td>
<td></td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>5265</td>
<td>5</td>
<td></td>
<td>L</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>5266</td>
<td>6</td>
<td></td>
<td>L</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>5267</td>
<td>7</td>
<td></td>
<td>L</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>5268</td>
<td>8</td>
<td></td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>5269</td>
<td>9</td>
<td></td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>5270</td>
<td>10</td>
<td></td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>5271</td>
<td>11</td>
<td></td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
</tbody>
</table>

* Clemens, D. P., *op. cit.* page 121

216
Pretest

A. 1Q
0.1 V/Div
50 nsec/Div

B. 50 nsec/Div

C. Data
2V - 50 nsec

Condition 1 - Shot #5262

A. 1Q
0.1 V/Div
0.1 µsec/Div

B. 1Q
0.1 V/Div
0.1 µsec/Div

Condition 2 - Shot #5261

A. 1Q
0.1 V/Div
0.1 µsec/Div

B. 1Q
0.1 V/Div
0.1 µsec/Div

Condition 3 - Shot #5260

A. 1Q
0.1 V/Div
0.1 µsec/Div

B. 1Q
0.1 V/Div
0.1 µsec/Div

*A = Upper Trace; B = Lower Trace.
Condition 4 - Shot #5265

A. 1Ω
B. 1Ω
0.1 V/Div 0.1 V/Div
0.1 μsec/Div 0.1 μsec/Div

Condition 5 - Shot #5266

A. 1Ω
B. 1Ω
0.1 V/Div 0.1 V/Div
0.1 μsec/Div 0.1 μsec/Div

Condition 6 - Shot #5267

A. 1Ω
B. 1Ω
0.1 V/Div 0.1 V/Div
0.1 μsec/Div 0.1 μsec/Div

Condition 7 - Shot #5268

A. 1Ω
B. 1Ω
0.1 V/Div 0.1 V/Div
0.1 μsec/Div 0.1 μsec/Div

Note: A = Upper Trace; B = Lower Trace.
Condition 8 - Shot #5269

A. iQ
  0.1 V/Div
  0.1 μsec/Div

B. iQ
  0.1 V/Div
  0.1 μsec/Div

Condition 9 - Shot #5270

A. iQ
  0.1 V/Div
  0.1 μsec/Div

B. iQ
  0.1 V/Div
  0.1 μsec/Div

Condition 10 - Shot #5271

A. iQ
  0.1 V/Div
  0.1 μsec/Div

B. iQ
  0.1 V/Div
  0.1 μsec/Div

Condition 11 - Shot #5272

A. iQ
  0.1 V/Div
  0.1 μsec/Div

B. iQ
  0.1 V/Div
  0.1 μsec/Div

Note: A Upper Trace; B Lower Trace.
APPENDIX V
RSN54L72 FLIP-FLOP

A. FLOW CHARTS
```
C SLAVE SECTION LEVEL GENERATOR
ENTRY FO2(A,B,C,O.E,F)
  x=1.5
  FO1=0.1
  NPART1=1

IF(A.GE.X.AND.B.GE.X.AND.C.GE.X)
  NPART1=2

IF(D.GE.X.AND.C.GE.X.AND.F.GE.X)
  NPART2=2

IF(NPART1.EQ.1.AND.NPART2.EQ.1)
  FO1=3.0
  RETURN
```

221
C CAPACITOR SELECTOR

ENTRY FCAP(A,B)
F01 = 600.0E-12

IF(A .GE. 6)

F01 = 475.0E-12

RETURN

C NEUTRON BEHAVIOR GENERATOR

ENTRY FNVU(A,B,C)

IF(A.LE.2)

GO TO 10

X=0

F01=X

GO TO 100

10 Y=C

F01=Y

RETURN
B. TEST CONDITIONS AND RESULTS

1. GAMMA RADIATION

These tests were conducted with RSN54L71 flat packs with external connections to cause it to perform as an RSN54L72-JK flip-flop. A total of four samples were tested.

The general philosophy for establishing device test conditions was to try all input combinations, including clocked inputs, check for override action (clean, etc.) maximize the clock rate and utilize heavy low state loading. For clocked states, generally a series of shots was used to see if the response was dependent on the radiation-clock time relationship.

The flash X-ray dose rates were $1.3 \times 10^{10}$ rads (Si)/second over a 20 nanosecond radiation pulse. The tests were conducted per 10 different conditions as detailed in Table 5-1. Data is presented for device no. 153.

2. NEUTRON RADIATION

All neutron radiation behavior data was obtained from Reference 1.*

TABLE 5-1.

<table>
<thead>
<tr>
<th>SHOT#</th>
<th>COND. #</th>
<th>J</th>
<th>K</th>
<th>Q_N</th>
<th>CLOCK (Norm. Low)</th>
<th>PRE (Norm. High)</th>
<th>CLEAR</th>
</tr>
</thead>
<tbody>
<tr>
<td>4925</td>
<td>1</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4926</td>
<td>2</td>
<td>L</td>
<td>H</td>
<td>L/H</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4927</td>
<td>3</td>
<td>H</td>
<td>L</td>
<td>L/H</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4928</td>
<td>4</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4929</td>
<td>5</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4930</td>
<td>6</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4924</td>
<td>9A</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4923</td>
<td>9B</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4931</td>
<td>10</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td></td>
<td>L</td>
<td></td>
</tr>
<tr>
<td>4932</td>
<td>11</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td></td>
<td></td>
<td>L</td>
</tr>
</tbody>
</table>

*Olson, R. J., op. cit. page 16
*A = Upper Trace; B = Lower Trace.
Condition 5 - Shot #4929

Condition 6 - Shot #4930

Condition 9A - Shot #4924

Condition 9B - Shot #4923

Note: A = Upper Trace; B = Lower Trace.
Note: A = Upper Trace; B = Lower Trace.
APPENDIX VI
FAIRCHILD 9780 SHIFT REGISTER

A. FLOW CHARTS

- 9780 - 4 BIT SHIFT REGISTER SUBPROGRAM
- SR TO TRIG ON POS SLOPE OF CLOCK
- SR TO RESET FOR HIGH AT RS INPUT
- C & SLAVE SECTION LEVEL GENERATOR

FUNCTION FJK(R,A,B,C)

SR TO TRIG ON POS. SLOPE OF CLOCK 10-8-71 WAM
SR TO RESET FOR HIGH AT RS INPUT 10-8-71 WAM

N1=1

IF(A.GE.1.5.AND.B.GE.1.5)

T

N1=2

N2=1

IF(A.GE.1.5.AND.C.GE.1.5)

T

N2=2

GO TO 1

ENTRY FJK(R,A,B,C)

N1=1

IF(A.GE.1.5.AND.B.LE.1.5.AND.C.LE.1.5)
C K MASTER SECTION LEVEL GENERATOR

ENTRY FJK3(A:B:C:0)
N1=1

IF(A:GE:1.5)
T
N1=2

N2=1

IF(B:GE:1.5.AND.C:GE:1.5.AND.D:LE:0.8)
T
N2=2

1/2 A4
FJK=0.1

IF(N1:EQ:1.AND.N2:EQ:1)
T
FJK=3.0

RETURN

C CAPACITOR SELECTOR

ENTRY FCAP(A:B)
```
C NEUTRON BEHAVIOR GENERATOR
ENTRY FNVT(A,B,C)
IF(A .LE. 2.)
  F
  T
  GO TO 100
  X=B
  FJK=X
  GO TO 1000
100
  Y=C
  FJK=Y
  GO TO 1000
1000
  RETURN
END
```
B. TEST CONDITIONS AND RESULTS.

1. GAMMA RADIATION

Four (4) of these radiation hardened devices were tested on the flash X-ray machine at dose rates of about $1.9 \times 10^{10}$ rads (Si)/second in an active high fanout circuit. Transient responses were recorded (from every $Q_i$ output) for various conditions. Each device was exposed to at least 8 shots covering five test conditions. Data for sample #2 are reported here, with test conditions shown in Table 6-1.

All test conditions show transient response due to radiation compared with pretest performance, as seen in the first photograph.

2. NEUTRON RADIATION

All neutron radiation behavior was obtained from Reference #2.*

<table>
<thead>
<tr>
<th>SHOT#</th>
<th>COND. #</th>
<th>J</th>
<th>K</th>
<th>CD</th>
<th>CP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pretest</td>
<td>1</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>Clocking</td>
</tr>
<tr>
<td>5591</td>
<td>1</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>Clocking</td>
</tr>
<tr>
<td>5595</td>
<td>2</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>Clocking</td>
</tr>
<tr>
<td>5596</td>
<td>3</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>Clocking</td>
</tr>
<tr>
<td>5597</td>
<td>4</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>Clocking</td>
</tr>
<tr>
<td>5599</td>
<td>5</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>Clocking</td>
</tr>
</tbody>
</table>

* Clemens, D. P., op. cit. page 121
**Pretest - Condition 1**

![Pretest - Condition 1](image1)

A. $Q_0$  
0.1 V/Div  
0.2 μsec/Div

B. $Q_1$  
0.1 V/Div  
0.2 μsec/Div

**Condition 1 - Dose 432r-Shot #5591**

![Condition 1 - Dose 432r-Shot #5591](image2)

A. $Q_0$  
0.1 V/Div  
0.2 μsec/Div

B. $Q_1$  
0.1 V/Div  
0.2 μsec/Div

**Condition 2 - Dose 432r-Shot #5595**

![Condition 2 - Dose 432r-Shot #5595](image3)

A. $Q_0$  
0.1 V/Div  
0.1 μsec/Div

B. $Q_1$  
0.1 V/Div  
0.1 μsec/Div

**Condition 3 - Dose 432r-Shot #5596**

![Condition 3 - Dose 432r-Shot #5596](image4)

A. $Q_0$  
0.1 V/Div  
0.1 μsec/Div

B. $Q_1$  
0.1 V/Div  
0.1 μsec/Div

*A = Upper Trace; B = Lower Trace.*
Note: A = Upper Trace; B = Lower Trace.
APPENDIX VII
RSN54L122

A. FLOW CHARTS

MODEL RSN54L122 MONOSTABLE MULTIVIBRATOR SUBPROGRAM
OUTPUT STATE GENERATOR

FUNCTION FSS(VF, RS)
FSS=0.1

IF(VF.GT.1.5)
F
T
FSS=3.0

IF(RS.LT.1.5)
F
T
FST=0.1

RETURN

C TIMING CIRCUIT TRIGGER GENERATOR
ENTRY FIN(A1, A2, B1, B2, TIME, XFIN, RS)

IF(TIME.LT.0. OR RS.LE.1.5)
F
T
GO TO 40
B. TEST CONDITIONS AND RESULTS

1. GAMMA RADIATION

Seven (7) of the RSN54L122 monostable multi-vibrators were tested at dose rates of about $2.2 \times 10^{10}$ rads (Si)/second in an active high fanout circuit. Transient output responses ($Q, \bar{Q}$) were recorded for various conditions; the responses were quite similar for each condition among the devices tested. The data presented here is for sample #36 for the test conditions shown on Table 7-1.

Typically, the output was a single pulse for test-conditions 1, 2, and 3. On test conditions 4 and 5, the recovery was in the low microsecond range and device output was subnormal for a few microseconds (5-20 "Clock Pulses"). The time to recovery is shown, but generally for $\bar{Q}$, not $Q$.

NOTE: The RSN device has an 800 ns pulse width (min) compared to that of the SN device of 90 ns; in these tests the 800 ns was reduced by using a 2KΩ resistor in the timing circuit, rather than the worst case value of 5KΩ; this wiring change turns 2 diodes on without hurting the circuit (radiation would also turn them on). The 2KΩ was used to obtain a higher repetition rate and also to determine the clocked recovery time more accurately.

2. NEUTRON RADIATION

All neutron radiation behavior data was obtained from Reference #1*.

TABLE 7-1.

TEST CONDITIONS

<table>
<thead>
<tr>
<th>SHOT#</th>
<th>COND. #</th>
<th>A₁</th>
<th>B₁ - A₂</th>
<th>B₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pretest</td>
<td>5</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>5506</td>
<td>1</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>5507</td>
<td>2</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>5508</td>
<td>3</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>5505</td>
<td>4</td>
<td>L</td>
<td>H</td>
<td>Clocking</td>
</tr>
<tr>
<td>5502</td>
<td>5</td>
<td>Clocking</td>
<td>H</td>
<td>H</td>
</tr>
</tbody>
</table>

* Olson, R. J., op. cit. page 16
Pretest - Condition 5

Condition 1 - Dose 504r-Shot#5506

Condition 2 - Dose 504r-Shot#5507

Condition 8 - Dose 504r-Shot#5508

A. \( Q \)  B. \( A_1 \)
0.1 V/Div  2.0 V/Div
0.1 \( \mu \text{sec}/\text{Div} \)  0.1 \( \mu \text{sec}/\text{Div} \)

A. \( Q \)  B. \( \bar{Q} \)
0.1 V/Div  0.1 V/Div
0.1 \( \mu \text{sec}/\text{Div} \)  0.1 \( \mu \text{sec}/\text{Div} \)

*\( A = \) Upper Trace; \( B = \) Lower Trace.

242
Condition 4 - Dose 504r-Shot#5505

A. Q  B. Q
0.1 V/Div  0.1 V/Div
0.1 μsec/Div  0.1 μsec/Div

Condition 5 - Dose 504r-Shot#5502

A. Q  B. Q
0.1 V/Div  0.1 V/Div
0.1 μsec/Div  0.1 μsec/Div

Note: A = Upper Trace; B = Lower Trace.
APPENDIX VIII
R5N54L57

A. FLOW CHARTS

NR=2
NB=2
NC=2
ND=2
X=0.5

IF(A1.LE.X.OR.A2.LE.X.OR.A3.LE.X)
  T
  NR=1

IF(B1.LE.X.OR.B2.LE.X.OR.B3.LE.X)
  T
  NB=1

IF(C1.LE.X.OR.C2.LE.X.OR.C3.LE.X)
  T
  NC=1

IF(D1.LE.X.OR.D2.LE.X)
  T
  X=0.5
\[ R2 \]

\[ F57=0.3 \]

\[ L1 = \text{RETURN} \]

\[ F57=3.0 \]

\[ \text{CAPACITOR SELECTOR} \]

\[ \text{ENTRY FCAP}(A,B) \]

\[ \text{IF}(A \text{EQ} 10 \text{AND} B \text{EQ} 1) \text{AND} (A \text{EQ} 10 \text{AND} B \text{EQ} 1) \]

\[ \text{IF}(A-B) \text{GT} 20 \]

\[ F57=300 \cdot L-12 / 3 - 300 \cdot L-12 \]

\[ \text{RETURN} \]

\[ 20 \]

\[ F57=300 \cdot L-12 / 3 - 450 \cdot L-12 \]

\[ \text{RETURN} \]

\[ \text{NEUTRON BEHAVIOR GENERATOR} \]

\[ \text{ENTRY FNVT}(A,B,C) \]

245
B. TEST CONDITIONS AND RESULTS

1. GAMMA RADIATION

Five (5) of the RSN54L57 And-Or-Invert gate devices were tested in an active circuit at an average dose rate of $1.45 \times 10^{10}$ rads (Si)/second over a 20 nanosecond pulse. Transient output responses were recorded for various conditions; responses were quite similar and recovery was rapid. The results for Sample 89 are presented here.

The clocked input frequency was maintained at 1 MHz; identified as A1 on the pretest shot. Exposures were made for 5 different test conditions, as noted on the Table 8-1.

2. NEUTRON RADIATION

All neutron radiation behavior data was obtained from Reference 1.*

* Olson, R. J., op. cit. page 16
### TABLE 8-1.
**TEST CONDITIONS**

<table>
<thead>
<tr>
<th>SHOT#</th>
<th>COND. #</th>
<th>1</th>
<th>1A</th>
<th>2, 3, 5</th>
<th>6, 7, 8</th>
<th>9, 10</th>
<th>13, 14</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pretest</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5575</td>
<td>1</td>
<td>H</td>
<td></td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>5576</td>
<td>2</td>
<td>L</td>
<td></td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>5572</td>
<td>3</td>
<td>Clock</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>5574</td>
<td>4</td>
<td>Clock</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>5577</td>
<td>5</td>
<td>H</td>
<td></td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
</tbody>
</table>

*Pretest - Condition 3

*Condition 1 - Dosc 339r - Shot #5575*

A. Out

- 0.1 V/Div
- 0.2 μsec/Div

B. A1

- 2.0 V/Div
- 0.2 μsec/Div

A. Out

- 0.1 V/Div
- 0.1 μsec/Div

B. Out

- 0.1 V/Div
- 0.1 μsec/Div

*A - Upper Trace; B - Lower Trace.*
A. Out B. Out
0.1 V/Div 0.1 V/Div
0.1 μsec/Div 0.2 μsec/Div

A. Out B. A1
0.1 V/Div 2.0 V/Div
0.2 μsec/Div 0.2 μsec/Div

Note: A = Upper Trace; B = Lower Trace.
APPENDIX IX

HA-2700

A. FLOW CHARTS.

(TO BE SUPPLIED)
CGAM - GAMMA FUNCTION SIMULATOR

FUNCTION FGAM(GAM, TIME, XMULT)

IF(TIME < 0.1) 1, 1, 2

1

TO-TIME

A1

TO-TIME

IF(TIME < XTIME) 20, 20, 10

2

NBURST = 0

NOB Rush = 0

GCAMOT = (GAM - XGAM) / (TIME - XTIME)

IF(GCAMOT > 0 AND GAM > 0) 2

1

NBURST = 1

252
IF: 1 - NBURCT1 11.12.11

11
GAMMA = 0
TO = TIME
GO TO 20

12
IF: TIME - (TO + 2.1) < 5.35.15

15
GAMMA = MULT1 (SIN 30.48 - TIME - TO) + SIN (7.65 * TIME))
GO TO 20

16
GAMMA = 0
NBURCT = 0

A2
SIN = GAMMA
XGAM = GAMMA
XTIME = TIME
RETURN
END
B. **TEST CONDITIONS AND RESULTS**

1. **GAMMA RADIATION**

Flash X-ray response data has been obtained for the irradiation of 8 samples of the HA2700-2 general operational amplifier in active circuits. Both gain of 1 and gain of 10 circuits were exposed at 1.2 (±0.1) x 10^{10} rads (Si)/second to a pulse of 20 nanoseCONDS duration. The time to complete recovery ranged from 5-14 μsec for a gain of 1, and up to 2 μsec for a gain of 10 under the DC input conditions studied. During the time of dynamic effect, the responses exhibited widely varying oscillations to both positive and negative saturation.

A series of photographs, which follow, show the test results. The test conditions are identified in Table 9-1.

**TABLE 9-1.**

**TEST CONDITIONS**

<table>
<thead>
<tr>
<th>SHOT#</th>
<th>CONDITION#</th>
<th>EIN (V)</th>
<th>GAIN</th>
<th>EOUT (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>5410</td>
<td>1</td>
<td>5.4</td>
<td>1</td>
<td>-5.0</td>
</tr>
<tr>
<td>5408</td>
<td>2</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>5411</td>
<td>3</td>
<td>-4.8</td>
<td>1</td>
<td>-5.0</td>
</tr>
<tr>
<td>5406</td>
<td>4</td>
<td>.495</td>
<td>10</td>
<td>5.0</td>
</tr>
<tr>
<td>5407</td>
<td>5</td>
<td>0</td>
<td>10</td>
<td>0</td>
</tr>
<tr>
<td>5405</td>
<td>6</td>
<td>-.495</td>
<td>10</td>
<td>-5.0</td>
</tr>
<tr>
<td>5403</td>
<td>7</td>
<td>1.32</td>
<td>10</td>
<td>13.0</td>
</tr>
<tr>
<td>5404</td>
<td>8</td>
<td>-1.28</td>
<td>10</td>
<td>-13.0</td>
</tr>
</tbody>
</table>

2. **NEUTRON RADIATION**

Since no neutron test results were available at the time the computer model was evaluated, the results obtained for the μA744 were assumed for this device. The results of the computer analyses for the assumed neutron fluence levels are shown in Section IX.
Condition 1 - Shot #5410

A. E₀ #F-14  B. E₀ #F-13
0.2 V/Div  0.2 V/Div
1 μsec/Div  1 μsec/Div

Condition 2 - Shot #5408

A. E₀ #F-14  B. E₀ #F-13
0.2 V/Div  0.2 V/Div
2 μsec/Div  2 μsec/Div

Condition 3 - Shot #5411

A. E₀ #F-14  B. E₀ #F-13
0.2 V/Div  0.2 V/Div
0.1 V/Div  0.1 V/Div
2 μsec/Div  2 μsec/Div
0.5 μsec/Div  0.5 μsec/Div

Condition 4 - Shot #5406

A. E₀ #F-14  B. E₀ #F-13
0.1 V/Div  0.1 V/Div
0.5 μsec/Div  0.5 μsec/Div

*A = Upper Trace; B = Lower Trace.*
Condition 5 - Shot #5407

Condition 6 - Shot #5405

Condition 7 - Shot #5403

Condition 8 - Shot #5404

Note: A = Upper Trace; B = Lower Trace.
APPENDIX X

FAIRCHILD µAMP A744

A. FLOW CHARTS

(Not applicable)

B. TEST CONDITIONS AND RESULTS

1. GAMMA RADIATION

Flash X-ray response data has been obtained with five samples of the Fairchild µA744 Operational Amplifier. Variation in recovery times for the devices was very substantial, ranging from 20 to 110 microseconds in the gain-of-10 configuration. Generally, the response was negative saturation followed by a standard slew rate recovery. The responses presented here are for sample #1.

The average dose rate over a 20 ns radiation pulse was measured at $1.9 \times 10^{10}$ rads (Si)/second for the tests. The test conditions for which exposures were made are shown on Table 10-1.

TABLE 10-1.

TEST CONDITIONS

<table>
<thead>
<tr>
<th>SHOT#</th>
<th>COND. #</th>
<th>$E_\text{in}$ (V)</th>
<th>VOLTAGE GAIN (V)</th>
<th>$E_\text{out}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>5460</td>
<td>1</td>
<td>+4.8</td>
<td>1</td>
<td>+5.0</td>
</tr>
<tr>
<td>5454</td>
<td>2</td>
<td>0*</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>5453</td>
<td>3</td>
<td>-4.8</td>
<td>1</td>
<td>-5.0</td>
</tr>
<tr>
<td>5440</td>
<td>4</td>
<td>+0.46</td>
<td>10</td>
<td>+5.0</td>
</tr>
<tr>
<td>5437</td>
<td>5</td>
<td>0*</td>
<td>10</td>
<td>0</td>
</tr>
<tr>
<td>5439</td>
<td>6</td>
<td>-0.46</td>
<td>10</td>
<td>-5.0</td>
</tr>
<tr>
<td>5432</td>
<td>7</td>
<td>+1.2</td>
<td>10</td>
<td>+12.8</td>
</tr>
<tr>
<td>5434</td>
<td>8</td>
<td>-1.1</td>
<td>10</td>
<td>-12.8</td>
</tr>
</tbody>
</table>

$-V = -15V$
$+V = +15V$

*Leads shorted at power supply.
2. NEUTRON RADIATION

Samples from three runs of the μA744 were submitted to Northrup for reactor irradiation at four levels between $2 \times 10^{12}$ and $10^{14}$ nvt, using 2 samples per run per level. Pre and post test measurements were made on 9 parameters. The only parameters showing significant variations with radiation were the open loop voltage gain and the input bias current; these effects are shown in Table 10–2.

### Table 10–2.

**NEUTRON FLUENCE DEGRADATION OF GAIN AND INPUT BIAS CURRENT**

<table>
<thead>
<tr>
<th>FLUENCE (nvt)</th>
<th>GAIN</th>
<th>INPUT BIAS CURRENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>50K</td>
<td>90 na</td>
</tr>
<tr>
<td>$2 \times 10^{12}$</td>
<td>50K</td>
<td>120 na</td>
</tr>
<tr>
<td>$1 \times 10^{13}$</td>
<td>45K</td>
<td>200 na</td>
</tr>
<tr>
<td>$3 \times 10^{13}$</td>
<td>33K</td>
<td>300 na</td>
</tr>
<tr>
<td>$1 \times 10^{14}$</td>
<td>18K</td>
<td>700 na</td>
</tr>
</tbody>
</table>

Condition 1 - Shot #5460

Condition 2 - Shot #5454

*A = Upper Trace; B = Lower Trace.*
Condition 3 - Shot #5453

A. \( E_0 \#1 \)
- 0.2 V/Div
- 5 \( \mu \)sec/Div

B. \( E_0 \#2 \)
- 0.2 V/Div
- 5 \( \mu \)sec/Div

Condition 4 - Shot #5440

A. \( E_0 \#1 \)
- 0.2 V/Div
- 5 \( \mu \)sec/Div

B. \( E_0 \#2 \)
- 0.2 V/Div
- 5 \( \mu \)sec/Div

Condition 5 - Shot #5437

A. \( E_0 \#1 \)
- 0.2 V/Div
- 5 \( \mu \)sec/Div

B. \( E_0 \#2 \)
- 0.2 V/Div
- 5 \( \mu \)sec/Div

Condition 6 - Shot #5439

A. \( E_0 \#1 \)
- 0.2 V/Div
- 5 \( \mu \)sec/Div

B. \( E_0 \#2 \)
- 0.2 V/Div
- 5 \( \mu \)sec/Div

Note: A = Upper Trace; B = Lower Trace.
Note  A = Upper Trace; B = Lower Trace.