BOOLEAN MINIMIZATION OF LARGE RELAY INTERLOCK AND CONTROL SYSTEMS

JOHN H. COOK
BOOLEAN MINIMIZATION

of

LARGE RELAY INTERLOCK AND CONTROL SYSTEMS

* * * * *

John H. Cook III
BOOLEAN MINIMIZATION

of

LARGE RELAY INTERLOCK AND CONTROL SYSTEMS

by

John H. Cook III

Lieutenant, United States Navy

Submitted in partial fulfillment of
the requirements for the degree of

MASTER OF SCIENCE
IN
ELECTRICAL ENGINEERING

United States Naval Postgraduate School
Monterey, California

1963
BOOLEAN MINIMIZATION

of

LARGE RELAY INTERLOCK AND CONTROL SYSTEMS

by

John H. Cook III

This work is accepted as fulfilling the thesis requirements for the degree of

MASTER OF SCIENCE

IN

ELECTRICAL ENGINEERING

from the

United States Naval Postgraduate School
ABSTRACT

The perfection of the transistor and the subsequent birth of a vast digital technology has focused special attention on the methods and mathematics of Boolean algebra. The result of this attention has been the development of powerful methods of synthesis and minimization of logic circuits. This area continues to be the subject of extensive research.

The purpose of this paper is to explore the applicability of Boolean minimization methods to the design of large relay interlock and control systems. The investigation of an existing and representative system from the Boolean standpoint was judged the best way to accomplish this purpose. Accordingly, the system selected was the Livermore variable-energy 90-inch cyclotron located at the Lawrence Radiation Laboratory, Livermore, California.

The conclusion is that for this class of system a working knowledge of elementary Boolean algebra and an engineer's normal intuition would be sufficient to achieve minimal design. As a bonus result, the symbolic notation known as "gate notation" was found to be a valuable aid in the representation and understanding of the interlock and control logic of the cyclotron.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Introduction</td>
<td>1</td>
</tr>
<tr>
<td>2.</td>
<td>Boolean Algebra and Gate Notation</td>
<td>3</td>
</tr>
<tr>
<td>3.</td>
<td>Gate Notation and Relay Circuits</td>
<td>7</td>
</tr>
<tr>
<td>4.</td>
<td>Minimization of Relay Circuits</td>
<td>12</td>
</tr>
<tr>
<td>5.</td>
<td>Analysis of the Interlock and Control Logic</td>
<td>14</td>
</tr>
<tr>
<td>6.</td>
<td>Conclusions</td>
<td>22</td>
</tr>
<tr>
<td></td>
<td>Appendix I  Logic Flow Chart of the Cycloron</td>
<td>24</td>
</tr>
<tr>
<td></td>
<td>Appendix II The Quine-McCloskey Minimization Technique</td>
<td>26</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>------------------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>1.</td>
<td>Relay AND Gate</td>
<td>8</td>
</tr>
<tr>
<td>2.</td>
<td>Relay OR Gate</td>
<td>9</td>
</tr>
<tr>
<td>3.</td>
<td>Relay NOT Gate</td>
<td>10</td>
</tr>
<tr>
<td>4.</td>
<td>Relay ON-OFF-SEAL Circuit</td>
<td>11</td>
</tr>
<tr>
<td>5.</td>
<td>90-inch Cyclotron, Plan View</td>
<td>16</td>
</tr>
<tr>
<td>6.</td>
<td>RF Master Chain, Run Mode</td>
<td>18</td>
</tr>
<tr>
<td>7.</td>
<td>RF Master Chain, Test Mode</td>
<td>18</td>
</tr>
<tr>
<td>8.</td>
<td>Ignitron Contactor Control of High Voltage, Automatic Mode</td>
<td>19</td>
</tr>
<tr>
<td>9.</td>
<td>Ignitron Contactor Control of High Voltage, Manual Recycle Mode</td>
<td>20</td>
</tr>
<tr>
<td>10.</td>
<td>Excitation Control, Automatic Mode</td>
<td>21</td>
</tr>
<tr>
<td>11.</td>
<td>Excitation Control, Manual Mode</td>
<td>21</td>
</tr>
</tbody>
</table>
1. Introduction

This paper is the result of work done in the Electronics Engineering Department of the Lawrence Radiation Laboratory, Livermore, California during the intersessional period, 1962. The departmental staff was interested in finding out if the new Boolean techniques would be a significant aid to the problem of designing large interlock and control systems. They were particularly interested in finding out if the use of Boolean methods would result in a better design.

The purpose of this paper is to investigate the applicability of Boolean minimization techniques to the class of large interlock and control system characterized by that of the 90-inch cyclotron. The 90-inch cyclotron is a large machine with numerous electronic, electrical and mechanical components. It is used to accelerate heavy particles to energies in the 2 to 20 MEV range for use in nuclear research. The function of the interlock and control system is to eliminate personnel hazards and prevent material casualties by monitoring the operation of all components of the cyclotron, stopping or preventing operation of the machine should hazard or casualty exist or appear.

The investigation was conducted in two parts. The first was the reduction of the existing interlock and control system to its logical essentials. The second was the examination of the logic flow chart (appendix I) with an eye to the applicability of minimization techniques.
The results of the investigation are:

a. The knowledge of elementary Boolean algebra and the use of a symbolic notation such as gate notation would be a substantial aid in the design of interlock and control systems.

b. Gate notation provides a compact and clear representation of the interaction of the various elements of the interlock and control system.

c. The more powerful Boolean minimization techniques are not needed to design a system of this class since the system is logically simple.

d. The use of Boolean algebra and techniques would not have resulted in a significantly better design.
2. Boolean Algebra and Gate Notation

The algebra of variables that can have only two states was developed primarily by George Boole and originally applied to the analysis of logic and the laws of thought. \(^1,2\) Only recently has Boolean algebra been applied to relay circuits and other two state devices. Specifically, the first important contribution was made by Shannon in 1938 \(^3\) to the design of relay circuits used in telephone switching.

Boolean algebra is an algebra of sets. The familiar operations of union, intersection and complement are represented for switching analysis by the terms OR (+), AND (·), and NOT (¬). The variables in Boolean algebra may have only two states (1=0, on-off, true-false, etc.). No other state or indeterminate states are allowed. The operations are defined by means of a TRUTH TABLE.

<table>
<thead>
<tr>
<th>variable</th>
<th>A</th>
<th>B</th>
<th>A OR B</th>
<th>A AND B</th>
<th>NOT A</th>
<th>NOT B</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

\(^1\)George Boole, The Mathematical Analysis of Logic, Cambridge, England, 1847.


It is appropriate at this point to introduce the gate. The operations of ORing, ANDing and NOTing suggest a symbolic operator for use on circuit schematics. This operator is the gate. The three gates and their associated truth tables are shown below.

**OR gate**

\[ \begin{array}{ccc}
  A & B & C \\
  0 & 0 & 0 \\
  1 & 0 & 1 \\
  0 & 1 & 1 \\
  1 & 1 & 1 \\
\end{array} \]

**AND gate**

\[ \begin{array}{ccc}
  A & B & C \\
  0 & 0 & 0 \\
  1 & 0 & 0 \\
  0 & 1 & 0 \\
  1 & 1 & 1 \\
\end{array} \]

**NOT gate**

\[ \begin{array}{cc}
  A & \overline{A} \\
  0 & 1 \\
  1 & 0 \\
\end{array} \]

Gates are unidirectional devices, the inputs are the cause, the outputs the effect.

The following fundamental theorems of Boolean algebra will be illustrated where appropriate with gate notation.

a. Properties of 1 and 0

\[ \begin{align*}
  A + 1 &= 1 \\
  A + 0 &= A \\
  A \cdot 1 &= A \\
  A \cdot 0 &= 0 \\
  A + \overline{A} &= 1 \\
  A \cdot \overline{A} &= 0 \\
\end{align*} \]
b. **Commutative Laws**

\[ A + B = B + A \]
\[ A \cdot B = B \cdot A \]

![Diagram](image)


c. **Associative Laws**

\[ (A + B) + C = A + (B + C) \]
\[ (A \cdot B) \cdot C = A \cdot (B \cdot C) \]

![Diagram](image)

d. **Distribution Laws**

\[ A + (B \cdot C) = (A + B) \cdot (A + C) \]
\[ A \cdot (B + C) = (A \cdot B) + (A \cdot C) \]

![Diagram](image)

e. **Idempotent Laws**

\[ A + A = A \]
\[ A \cdot A = A \]

![Diagram](image)

These first five laws can easily be proved by inspection of the TRUTH TABLE. The truth of the following important theorem will be demonstrated. [1]

f. **DeMorgan's Theorem**

\[ \overline{A + B} = \overline{A} \cdot \overline{B} \]
\[ \overline{A \cdot B} = \overline{A} + \overline{B} \]

![Diagram](image)
This theorem is not restricted to two variables or one operation under the NOT. Shannon suggested the following generalized form of DeMorgan's Theorem.

\[ f(A, B, C, D, \ldots, \cdot, +) = f(\overline{A}, \overline{B}, \overline{C}, D, \ldots, +, \cdot) \]

That is, interchange the operations (+) and (\cdot) and NOT all variables, care must be used to maintain groupings. For example:

\[ ((A + B) \cdot C) = (A \cdot \overline{B}) + \overline{C} \]

\[ ((A + B) \cdot (C + D)) = \overline{A} \cdot \overline{B} + (C + D) \]
3. Gate Notation and Relay Circuits

Gate notation is a way of expressing the information to be found on wiring blue prints compactly in a flow chart form. It allows the designer to indicate clearly the relationship of the various control variables to the whole system. In reality, a relay is a gate. The form of the circuit that energizes the coil of the relay determines the type of gate. The relay contacts are the gate outputs.

The advantage of gate notation in design is that it can easily be converted to a wiring print. It allows the design to proceed to completion without the bother of having relay coils and contacts separated from each other. After completion of the design using gate notation, each gate will represent a relay, the number of inputs will represent the number of contacts in the input circuit, and the number of outputs the number of contacts needed on that relay. Figures 1, 2 and 3 illustrate typical gates and the equivalent circuit as it would be represented on a wiring print. Figure 4 illustrates the gate representation of the most common circuit in the 90-inch cyclotron interlock and control logic, the ON-OFF pushbutton circuit.
Figure 1. Relay AND Gate
Figure 2. Relay OR Gate
NOT Gate

A NOT gate is actually an output function of a relay or mechanical switch.
For example:

\[\text{(Normally closed)} \quad \rightarrow \quad B\]
\[\text{A} \quad \rightarrow \quad \text{C}\]
\[\text{(Normally open)}\]

In other words a normally closed contact or switch on a print is the "NOT" of the function that energizes it.
For example:

\[\text{The circuit is complete as long as the water temperature limit is not exceeded.}\]

\[\text{water temperature limit}\]

Figure 3. Relay NOT Gate
A commonly encountered circuit in a control system is the pushbutton ON - OFF circuit that has a relay "seal".

Figure 4. Relay ON - OFF - SEAL Circuit
4. Minimization of Relay Circuits

The minimization of a relay circuit can be defined as the elimination of superfluous operations from a switching circuit. A minimal switching circuit can be defined as that circuit which achieves the desired output from the given inputs with the smallest number of Boolean operations. This is equivalent to saying the smallest number of relays. A minimal switching circuit may or may not be unique, generally it isn't, giving the designer an option of choice in the final form of the circuit realization.

It is reasonable to assume that by the time the design of an interlock and control system becomes a problem, the major electronic, electrical and mechanical components of the system will have been decided upon. In addition, the operational requirements of the system as a whole will have been detailed, since this is inherent in the specification of a system. With this as a starting point, the design and minimization of the interlock and control system follows a definite procedure.

a. List the input variables.

b. List the output conditions desired from given combinations of input variables. It will be at this point that natural groupings of the input variables into subsystems should be exploited. It is easier to design several small systems with few input variables than one large system with many variables, since the number of operations needed to achieve minimal design with most Boolean techniques varies exponentially with the number of input variables.

c. Apply the minimization technique appropriate to the problem. Hopefully this will be by inspection. If the input-output conditions are too complicated, one of the synthesis techniques must be used. For non-sequential circuits the Quine-McClusky method is recommended.\[^{2,3}\] Moore\[^{4,5,6}\] are appropriate.
d. Translate the algebraic equations of the minimal circuit into gate notation.

e. Draw the wiring prints.

An example of the Quine-McClusky technique is given in Appendix II. The methods of sequential synthesis are complicated at best and cannot be treated compactly in this paper without suffering in the condensation. Mealy's article [5] is the most readable on this subject. Caldwell[1] has interpreted Huffman's work[4], but is difficult to follow.
5. Analysis of the Interlock and Control Logic

The logic flow chart of the 90-inch cyclotron interlock and control system should be folded out for inspection and reference while reading this section. The flow chart was prepared from the cyclotron wiring blue prints. Many of the notations on the chart are not vital to the analysis of the logic. They were made as a cross-referencing aid for the cyclotron engineers and technicians and are an example of the type of information that can be displayed on a logic flow chart.

Background. Prior to the analysis of the cyclotron logic, a brief description of the inner workings of the cyclotron is necessary. The 90-inch cyclotron was built as a facility for neutron research. It produces a steady, mono-energetic beam of heavy particles (protons, deuterons, alpha particles) which strike targets of deuterium or tritium and produce mono-energetic neutrons. The cyclotrons accelerates these heavy particles with a high intensity electric field alternating at high frequency (\(\sim 5MC\)). The particles are constrained to move in a circular path of increasing radius by a magnetic field perpendicular to their velocity vector. At an orbital radius of about 35 inches the particles are electrostatically deflected out of the cyclotron magnetic field into a beam tube and focused magnetically on the target. The cyclotron can be broken down into eleven functional subsystems.
a. An ION SOURCE to produce the heavy particles by ionization of a neutral gas.

b. A R.F. FINAL AMPLIFIER to provide the high power, radio frequency, accelerating field.

c. A R.F. TANK to act as the resonant load of the Final Amplifier, shape the electromagnetic accelerating field and act as the cyclotron vacuum chamber.

d. A HIGH VOLTAGE RECTIFIER to provide the controlled DC voltage to the Final Amplifier plate at a power level of 500KW.

e. A HIGH LEVEL DC SERIES REGULATOR to provide fine control of the Final Amplifier plate voltage.

f. An IGNITION CONTACTOR to act as a high speed switch between the High Voltage Rectifier and the 2500v, 3 phase supply.

g. A DRIVER AMPLIFIER to drive the Final Amplifier grid.

h. An EXCITER AMPLIFIER to drive the Driver Amplifier at a precise frequency.

i. A MAGNET to form the strong magnetic field. The 90-inch is the title of the cyclotron refers to the magnet pole face diameter. The Magnet weighs 300 tons.

j. A DEFLECTOR to electrostatically deflect the accelerated particles out of the cyclotron.

k. A VACUUM SYSTEM to maintain the high vacuum required in the RF Tank and beam pipe.

System Analysis. The interlock and control system of the 90-inch cyclotron has the following characteristics:

a. The system has a large number of independent inputs (176). The majority of these inputs are door interlocks, cooling flow switches and ON-OFF pushbuttons.

b. The system has eleven time delay elements and operates sequentially.

c. The system has a single output, a signal which turns on the Ignitron Contactor. (Ignitron Contactor Permissive and Phase Control Signal, location A-2 on the flow chart).
Figure 5. 90-inch CYCLOTRON, PLAN VIEW
d. The system has two modes of operation:
   1. RUN, the normal operational mode.
   2. TEST, to allow full power tuning of the Final Amplifier
      and RF Tank without the danger of a beam being accidently
      produced. This is to allow personnel to work in the magnet
      and target pits during tuning.

e. The system is composed of thirteen logic subsystems which
   parallel the functional subsystems.
   1. Ion Source
   2. Final Amplifier
   3. RF Tank
   4. High Voltage Rectifier
   5. High Level DC Series Regulator
   6. Igniton Contactor
   7. Driver Amplifier
   8. Exciter Amplifier
   9. Magnet
   10. Deflector
   11. Vacuum Monitor
   12. A Radiation Monitor to monitor radiation levels in the
       target and magnet pits during TEST and warn of any
       Tritium leakage at any time.
   13. A Safety Chain to prevent cyclotron operation if radia-
       tion hazard to personnel exists.

f. Each subsystem is relatively independent of the other sub-
   systems. The system as a whole functions as a chain of AND gates on
   two levels, a readiness level (Figures 6, 7) and a control level
   (Figures 8,9,10,11).

   It is easy to see why the logical simplicity of the interlock
   and control system was not previously evident. The large number of
   independent inputs, the numerous wiring prints, the lack of a com-
   pact form of representing the system action and the large physical
   size of the cyclotron and its components all tended to hide the fact
   that the system is just a cascade of AND gates (relay chains) fanning
   in to a single ON-OFF control.
Figure 6. RF MASTER CHAIN, RUN MODE

Figure 7. RF MASTER CHAIN, TEST MODE

Only the interaction of the major subsystems are shown on these simplified flow charts. The many inputs that determine if a given subsystem is ready or not are shown explicitly in Appendix I.
The time delay shown and all the system time delays are of the "snapback" type. That is, they delay an ON signal but pass an OFF signal instantaneously.

In the Automatic Mode a casualty will shut the High Voltage Power Supply off by opening the Ignitron Contactor. When the casualty disappears the Ignitron Contactor will close automatically after a time delay.
In the Manual Recycle Mode a casualty will shut off the High Voltage Power Supply directly by opening the Ignitron Contactor. In addition, it will open the chain to the Final Amplifier plate voltage control. As this circuit is the most complicated in the interlock and control system it is worth examining in detail. The inputs are the casualty conditions, the RF Master Chain complete signal, the Oscillator Test Mode Signal and the ON-OFF relations indicated. In the RUN mode the operator presses the Beam Warning Horn Control ON button. The beam warning horn blows and after a time delay of thirty seconds the system is ready up to the Final Amplifier Plate Voltage Control. If the plate voltage is not turned on within sixty seconds the beam warning control will unseal and the whole routine must be repeated. Pressing the Final Amplifier Plate Voltage Control ON pushbutton completes the chain and closes the Ignitron Contactor through the Ignitron Contactor Permissive and Phase Control signal. In the TEST mode of operation the beam warning control is bypassed and the system is restored to operation after a casualty by pressing the Final Amplifier Plate Voltage Control ON pushbutton.
In the AUTOMATIC mode the excitation recycles automatically after a casualty disappears. In the MANUAL mode a casualty interrupts the RF MASTER CHAIN (Figures 6 and 7) at the Exciter Ready interlock and the whole system shuts down and must be restarted.
6. Conclusions

The interlock and control system of the 90-inch cyclotron is logically simple. This simplicity is the result of three major factors:

a. The system is composed of semi-independent subsystems.

b. The operating characteristics dictate that the system be brought into operation in a rigid sequential order.

c. There is only one output; the signal to open or close the Ignitron Contactor.

The minimization techniques of Boolean algebra would not be useful in the design of interlock and control systems similar to that of the 90-inch cyclotron. The system breaks down into a number of semi-independent subsystems which are logically simple. Application of minimization techniques to these subsystems would be superfluous since they can be designed and minimized by inspection from the operating requirements.

The use of Boolean techniques, elementary or advanced, would not have achieved a significantly better design of the interlock and control system of the 90-inch cyclotron. Analysis of the logic flow chart revealed few needlessly redundant operations. However, a knowledge of elementary Boolean algebra and gate notation would provide the engineer with a valuable design and analysis tool. The use of this tool would result in a logic flow chart of the system from which wiring prints could be easily prepared. In addition, the logic flow chart would be an aid for the training of operation and maintenance personnel after completion of the system.
BIBLIOGRAPHY


APPENDIX I

LOGICAL FLOW CHART OF THE 90-INCH CYCLOTRON

INDEX OF LOCATION

R. F. FINAL AMPLIFIER - B-2
DEFLECTORS - C-2
EXCITER - B-2, 3
IGNITRON CONTACTOR - A-2
ION SOURCE - C-2
MAGNET - D-2
500 KW POWER SUPPLY - A-2, 3
RADIATION MONITOR - B-3
SAFETY CHAIN - C, D-1
SERIES REGULATOR - B-2
VACUUM MONITOR - D-3
APPENDIX II

THE QUINE-McCLUSKEY MINIMIZATION TECHNIQUE

The design engineer has completed the first two steps in the design process. He has defined the system input variables and listed the desired input-output conditions. If the system is non-sequential (no time-delays) and too complicated to solve by inspection, the Quine-McCluskey minimization technique may be applied.\textsuperscript{1, 2}

Use of this technique results in the realization of the desired circuit in the "simplest sum of products" (Fig. II-1) or the dual, "simplest product of sums" (Fig. II-2) form as desired.

![Figure II-1](image)

![Figure II-2](image)

The purpose of this appendix is not to present a detailed account of the technique, but to present a simple example with limited explanation. If the reader is still interested after this exposure, Chapter 11 of Ledley\textsuperscript{3} presents a detailed description of the method.


The Quine-McCluskey technique involves binary numbers called "designation numbers". Every input variable, combination of inputs, and output variable has a unique designation number associated with it. The designation numbers of the input variables are assigned by means of the "basis". The basis of a n-variable system will be a n x 2^n matrix of ones and zeros (Fig. II-3, n = 3).

\[
\begin{array}{c|c|c}
\text{input variables} & \text{designation numbers} \\
\hline
\#A & 0101 & 0101 \\
\#B & 0011 & 0011 \\
\#C & 0000 & 1111 \\
\end{array}
\]

Figure II-3, n = 3

The rows of the basis are the input variable designation numbers, the columns represent all permutations of n ones and zeros, hence 2^n columns.

The output designation number is derived from the basis in the same way that we derived the operational relations in Section 2 from the truth table. In fact, the basis is just a truth table on its side. The basis or truth table is a natural result of the first two steps in the design procedure. For use in this example we assign an arbitrary output variable \( Y \) the designation number 0111 0101 and associate it with the basis.

\[
\begin{array}{c|c|c}
\text{output variable} & \#Y & 0111 0101 \\
\hline
\#A & 0101 & 0101 \\
\#B & 0011 & 0011 \\
\#C & 0000 & 1111 \\
\end{array}
\]

Figure II-4

We see by inspection that one possible Boolean equation for desired output is:
\[ A \cdot B \cdot C + \bar{A} \cdot B \cdot \bar{C} + A \cdot B \cdot \bar{C} + A \cdot \bar{B} \cdot C + A \cdot B \cdot C = Y. \]

This is the most complicated expression for the output. The Quine-McCluskey technique derives the simplest.
The technique is based on the implication property of Boolean functions. The goal is to find the "prime implicant", the simplest sum of Boolean products that imply the desired output. By implication we mean that a given designation number implies another designation number $(\#x \rightarrow \#y)$ if $\#x$ does not have ones where $\#y$ has zeros. For example:

\[
(A \cdot B) \rightarrow #A
\]

since $(A \cdot B) = 0001 \ 0001$
and $#A = 0101 \ 0101$
but $#A \not\rightarrow (A \cdot B)$ since $#A$ has ones where $(A \cdot B)$ does not.

The procedure of the Quine-McCluskey technique is as follows:

Given:

<table>
<thead>
<tr>
<th>$#A$</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>$#B$</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>$#C$</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>$#Y$</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Extract from the basis:

- 1 1 1
- 0 1 1
- 0 0 1

Rearrange:

- 1 0 1 1
- 1 0 1 1
- 0 0 1 1

Combine columns differing in only one number:

- 1 1 0 0
- 0 0 0 0

Combine again:

- 1
- 0

Strike out identical columns, leaving:

- 1 0

List remaining column and all uncombined columns:

- 1 0
- 0 1

The two remaining columns show that the desired output may be formed from the sum of two products,

1 0 corresponds to the single variable $A$
1 1 corresponds to the product $B \cdot C$

Therefore $Y = A + (B \cdot C)$

To check:

- $#Y = 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1$
- $#A = 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1$
- $#B \cdot C = 0 \ 0 \ 1 \ 1 \ 0 \ 0 \ 0 \ 0$

so we see that $#A \rightarrow #Y$, and $(B \cdot C) \rightarrow #Y$

and that $#A + #(B \cdot C) = #Y$
The Quine-McCluskey technique is of limited usefulness for minimization of circuits with more than seven input variables. The basis gets too big to handle with ease, since the number of columns increases as $2^n$. There are digital computer programs in existence that will simplify circuits with up to 24 input variables.