Abstract: Analog-digital hybrid aperture array receiver is proposed towards reducing the analog-to-digital converters (ADC) power consumption and circuit complexity of a fully digital array. Proposed system consists of a Nyquist sampled analog sub-array (level-1) followed by an undersampled digital beamformer (level-2). Two alternatives for the level-1 analog sub-array are discussed. In the first approach, a voltage-controlled all-pass filter is realized using 130 nm CMOS technology and having more than 5 GHz bandwidth, is used as the true-time delay element to obtain electronically steerable analog beams. Prototype radio frequency integrated circuit (RF-IC) implementation of a 4-element wideband analog sub-array, which is based on all-pass filters (APFs) is realized using 130 nm CMOS technology. Approximate-discrete Fourier transform (a-DFT) algorithm based multi-beam architecture is proposed as the second approach for the level-1 analog sub-array. An 8-point a-DFT multi-beam array using 65 nm CMOS technology supports 4GHz of bandwidth. The level-2 digital beamforming occurs in the ROACH-2 FPGA platform. Array factor measurements are provided for several frequency and beam direction combinations.

Introduction

Wideband optimal array processing [1] is an important requirement in wireless communications, radio astronomy, microwave imaging, radar and electronic signal intelligence. Particularly in dense aperture array receivers, the presence of a very large number of antenna elements (hundreds/thousands) requires careful trade-offs between circuit complexity, power consumption, performance, size, weight, reliability and cost. In general, a fully digital array having a dedicated receiver chain and data converter for every element offers the most flexibility. However, such a scheme can be costly, prohibitively complicated and high in power consumption. A purely analog RF-IC solution offers the lowest power consumption but is difficult to implement for large numbers of elements. Interestingly, analog-digital hybrid architectures allow the best of both worlds [2], [3].

This paper presents our progress with the design, implementation and test of a reconfigurable and software-defined wideband array receiver based on analog-digital hybrid array processing [4], [5]. The array processor consists of a wideband front-end, tunable wideband true-time delay and analog beamformers (ABFs), that are realized using CMOS custom integrated circuit designs. Both the analog front-ends as well as the beamformers operate on a sub-array consisting of wideband antenna elements organized in a uniform linear array (ULA) configuration. Each output of the ULA sub-array is digitized and subsequently applied to a array processor implemented using a field-programmable gate array (FPGA) on the open-source reconfigurable open architecture computing hardware-2 (ROACH-2) platform [6].

Proposed Analog-digital Hybrid Beamforming Architecture

Consider an \( N \)-element antenna array consisting of \( M \) analog sub-arrays as shown in Fig. 1(a), where \( N = ML \). Inter antenna spacing \( \Delta x = \frac{\lambda_{min}}{2} \), where \( \lambda_{min} \) is the wavelength corresponds to the maximum frequency that the analog sub-array can handle without grating lobes in the array factor, where \( c \) is the wave speed. Proposed two-level hybrid beamforming architecture consists of an analog sub-array at level-1 (\( L \)-element analog beamformer) followed by an undersampled \( M \)-element digital beamformer at level-2, which is fed by the beamformed outputs of the analog sub-arrays (there are \( M \) sub-arrays). The effective inter-element spacing of the digital beamformer is \( L\Delta x \). The number of digital receivers and data converters have reduced from \( N \) to \( M \) as a result of adopting the analog-digital hybrid architecture. This leads to simplified data communication overheads, lower ADC power consumption and lower complexity of the total system, compared to a fully digital array.

We propose two alternatives for the level-1 analog sub-array beamforming stage, as shown in Figs. 1 (b) and 1(c). First approach is to implement the level-1 analog sub-array using tunable wideband analog delays, which leads to a wideband beamformer. Here, an analog APF [7], [8], which has more than 5 GHz of bandwidth, is employed as the true time delay element. Delay of each element is tunable through a control voltage. Second approach is to employ an analog multi-beamformer, where multiple simultaneous fixed beams are directed at known directions [9]. The proposed approximate-discrete Fourier transform (a-DFT) based multi-beamformer [9] yields \( L \) independent radio frequency (RF) beams for an \( L \) element array. The subsequent level-2 beamforming
occurs in the discrete time domain (in ROACH-2 FPGA platform) following signal digitization (see Figs. 1(d) and 1(e)). Subsequent digital receivers and processing algorithms allow optimal wideband beamforming including adaptive algorithms to be applied to the sub-array signals.

**Level-1 Analog Sub-Array Beamformer**

**Analog Sub-array Approach 1 - Wideband True-time Delay Beamformer:** Consider a plane wave impinging on the L-element sub-array from a direction of arrival (DOA) $\psi$, where the angle is measured in clockwise direction to the array broadside. The time that the plane wave takes to travel from an antenna to its neighboring antenna is given by $\tau = \frac{d}{c} \sin \psi$. Thus, the steering delay vector $\mathbf{S}$ that requires to enhance signals from the DOA $\psi$ can be expressed as $\mathbf{S} = [1, e^{-j\omega \tau}, \ldots, e^{-j(L-2)\omega \tau}, e^{-j(L-1)\omega \tau}]$, where $\omega$ is the temporal frequency. The analog delay $\tau$ can be approximated using an APF which is having an approximate frequency domain representation $e^{-j\omega \tau} \approx \left(1 - \frac{j\omega \tau}{2M}\right)^M$, $M \in \mathbb{Z}^+$. In this paper, we propose to use an APF which is realized using 130 nm CMOS technology and capable of tuning the group delay $\tau$ up to a range of 82 ps using a control voltage. Voltage controlled group delay leads to an electronically steerable analog beamformer. The group delay $i\tau$, where $i \in \{2,3,\ldots,L-1\}$, can be approximated by cascading $i$ number of identical all-pass filters.

The proposed tunable analog RF-IC based delay element has a wide bandwidth (up to about 5 GHz) and it enables a voltage controlled delay that can be tuned. The APF used in this work is a differential versions of a current-mode first-order APF described in [10]. The circuit diagram and micrograph of the implemented filter are shown in Figs. 2 (a) and 2(b), respectively. The cross-coupled pair (M2) at the top of the filter reduces the node resistance by generating negative resistance $R_1$, which reduces the required input transistor (M1) transconductance, reduces the filter power consumption, and extends the operating frequency range. Tuning is accomplished by varying bias current with $V_{bias}$ and the feedback resistance $R_2$.

A 4-element electronically steerable array of antennas was implemented in a 130 nm CMOS technology based on the proposed APF. The circuit included a low-noise amplifier (LNA) followed by a voltage-to-current stage and a cascade of 3 all-pass filters in each branch. The outputs of the APFs were added together with current mirrors. The array was mounted on a PCB and measured in an anechoic chamber as shown in Figs. 2(c) and 2(d). Fig. 2(e) shows measured beam patterns at three different frequencies for different direction of arrivals of the signals.

**Analog Sub-array Approach 2 - approximate-DFT (a-DFT) Multi-beamformer:** The second analog sub-array approach is to realize simultaneous multiple beams at the level-1 using the a-DFT algorithm, which can obtain $L$ number of narrowband beams directed at known fixed directions using a $L$-element ULA [9]. The 8-point a-DFT fast algorithm proposed in [11] has been used in [9], to propose an analog RF-IC circuit on TSMC 65 nm technology. The small-integer coefficients $\{0, \pm 1, \pm 2\}$ present in the approximate transform allows analog-IC implementation of the 8-point using current mirrors in current mode. In [9], it has been shown that the 8-point a-DFT based multi-beam array using 65 nm CMOS technology can handle exceeding 4GHz of bandwidth. This enables potential beamforming of sub-millimeter wave signals having couple of GHz bandwidth using analog circuitry (which will be narrowband signals at those frequencies).

Fig. 3 (a) shows a block diagram of such multi-beamformer having $L$ elements, where an $L$-point a-DFT operation across the downconverted signals is performed in order to achieve $L$ narrowband beams at fixed directions. An example block-diagram realization of the 8-point a-DFT (given in [11]) using current mode CMOS is shown in Fig. 3(b). The real and imaginary components of the approximate DFT matrix have been realized separately. NMOS and PMOS current copiers are used to achieve small-integer coefficients and the addition/subtraction operations respectively. Fig.
Fig. 2. (a) The circuit diagram of the implemented APF; (b) micrograph of the fabricated filter; the 4-element array and the PCB build using the APFs; (d) setup in an anechoic chamber for obtaining the measurements; (e) measured array factors from the 4-element array.

3 (b-1) shows the low-voltage cascode realization of the NMOS and Fig. 3 (b-2) illustrate an example realization of a PMOS mirror. An example of one row of the 8-point approximate DFT (row 4) is shown in Fig. 3 (b-3). Each fixed analog DFT beam can be connected to the digital beamformer to provide level-2 beamforming. However, instead of tuning a continuously-variable delay, this approach requires an analog switch to connect the required beam that is best suited for a particular scenario. A prototype DFT multi-beam analog realization has been taped-out and submitted for fabrication, and the CMOS layout of the 8-point a-DFT circuit is shown in Fig. 3 (c). The polar patterns obtained from the current mode 8-point DFT approximation circuit on 65nm CMOS using the simulations based on BSIM4 models in Cadence Spectre for input frequencies of 1 GHz and 2 GHz are shown in Fig. 3 (c) and (d), respectively.

**Level-2 Digital Beamformer**

Second level digital beamforming can be achieved with different methods. Different digital filter structures, such as, finite impulse response (FIR) filter approximations, or infinite impulse response (IIR) (e.g. digital realization of the Thiran APF, to approximate the required TTD [12]) filters. The digital beamformer is fed by the beamformed outputs of the analog sub-arrays. Thus, the inputs to the digital beamformer are undersampled by a factor of $L$, leading to grating lobes in the array factor. Proposed beamformers are realized on the ROACH-2 FPGA platform.

The ROACH-2 is an open source single-FPGA board which was designed for the Square Kilometer Array (SKA) radio telescope project [6] (see Fig. 1 (d)). The platform contains a Xilinx Virtex-6 FPGA that has enough resources to accommodate high complex logic. The PowerPC 440EPx stand-alone processor provides the user to perform control functions with the FPGA registers and facilitate software-defined functions. It comprises of 2 multi-gigabit transceivers, to support 4x10Ge links (SFP+) for high-speed communication. ROACH-2 also supports two ZD0k+ interfaces supporting high speed ADCs. The ADC boards can be configured to achieve sampling rates up to 5 GHz using available ADC daughter cards [6].

**Narrowband Hybrid Beamforming Example Using Analog a-DFT based Sub-Arrays:** To demonstrate the functionality of the hybrid-beamforming architecture, consider a setup having analog 8-point a-DFT sub-array as the level-1 beamforming stage. Thus $L = 8$ and let $N = 4$. If the level-1 sub-array is Nyquist-spaced the individual array-factor of a sub-array will have a beam pattern similar to patterns given in Figs. 3 (c) and (d). The level-1 beamforming stage will have 8 beam outputs and the selected beam from all the sub-arrays are fed to the digital beamforming stage. If the beam number 3 directed at $48.5^\circ$ is fed to level-2, the digital stage is configured with weights to beamform to the same direction and the array factor of the digital stage is shown in Fig. 4 (a). Grating lobes exists due to the equivalent element spacing for the digital beamformer is now $4\Delta x$ if the element spacing of the level-1 sub-array is $\Delta x$. Fig. 4 (b) shows the resultant array factor of the two stages obtained using the simulated array pattern at 1 GHz frequency for level-1.

**Conclusion**

Hybrid beamforming architectures for analog-digital hybrid aperture array receiver have been proposed here for reducing the required number of ADCs in turn reducing the power consumption and the complexity of the beamforming system. Proposed architectures consists of two beamforming stages; an analog sub-array beamforming stage (level-1) and digital beamforming stage (level-2). Two alternative beamforming methods for level-1 analog subarray beamforming methods have been proposed. As the first approach, a TTD beamformer
Fig. 3. (a) Beamforming setup using a-DFT to obtain multiple beams in fixed directions; (b) realization of a row of the 8-point a-DFT matrix using current mirrors; polar patterns obtained from the 8-point a-DFT circuit on 65nm CMOS using the BSIM4 models in Cadence Spectre for (c) 1 GHz, (d) 2 GHz signal frequencies; (e) layout of the taped-out analog a-DFT circuit.

Fig. 4. (a) Individual array factor (in dB) of level-2 beamforming itself for beam number 3 using the 8-point spatial FFT; (b) resultant array factor (in dB) of level-1 and -2 beamforming stages using analog DFT sub-array based method.

using voltage-control all-pass filters which is realized using 130 nm CMOS technology and having more than 5 GHz bandwidth. Measured beam patterns for a 4-element sub-array is presented. For the second approach, approximate discrete Fourier transform based multi-beam analog sub-array architecture is proposed. Analog current-mode implementation of the 8-point a-DFT circuit on 65nm CMOS proves exceeding 4 GHz bandwidth using BSIM4 models in Cadence Spectre. Level-2 digital beamforming is achieved using ROACH-2 FPGA platforms.

Acknowledgements
Arjuna Madanayake thanks NSF ECCS Awards 1408361 and 1509754 for financial support.

References


