Accession Number : AD1033701


Title :   In-Storage Embedded Accelerator for Sparse Pattern Processing


Descriptive Note : Technical Report


Corporate Author : MIT Lincoln Laboratory Lexington United States


Personal Author(s) : Nguyen,Huy T ; Sang-Woo,Jun ; Gadepally,Vijay N ; Mithal,Arvind


Full Text : https://apps.dtic.mil/dtic/tr/fulltext/u2/1033701.pdf


Report Date : 13 Sep 2016


Pagination or Media Count : 8


Abstract : We present a novel system architecture for sparse pattern processing, using flash storage and an in-storage embedded accelerator. Placing commonly used computing kernels in direct access to a data source achieves high performance, without increasing the requirements for system memory. We show that the sparse pattern matching accelerator is useful for general sparse vector multiplication, feature matching, subgraph matching, protein database search, and machine learning applications. In our prototyping experiment, one accelerator slice can outperform a 16-core system at a fraction of the power and cost.


Descriptors :   accelerators , sparse matrix , computing system architectures , data processing , data storage systems


Subject Categories : Computer Hardware


Distribution Statement : APPROVED FOR PUBLIC RELEASE