Accession Number : AD1032088


Title :   OS Friendly Microprocessor Architecture


Descriptive Note : Technical Report,01 Sep 2014,31 Aug 2016


Corporate Author : ARMY RESEARCH LAB ABERDEEN PROVING GROUND MD ABERDEEN PROVING GROUND United States


Personal Author(s) : Jungwirth,Patrick ; La Fratta,Patrick


Full Text : https://apps.dtic.mil/dtic/tr/fulltext/u2/1032088.pdf


Report Date : 01 Apr 2017


Pagination or Media Count : 56


Abstract : We present an introduction to the patented Operating System Friendly Microprocessor Architecture (OSFA). The software framework to support the hardware-level security features is currently patent pending. We are interested in information technology and computer security professionals reviewing the hardware-level security features and information assurance features. Conventional microprocessors have not tried to balance hardware performance and OS performance at the same time. The goal of the OSFA is to provide a high-performance microprocessor and OS. Computer security features are implemented in hardware. By extending Unix file permissions bits down to each cache memory bank and memory address, the OSFA provides hardware-level information assurance. OS-level access to memory is divided into access layers. For each software application, a table (white list) sets limits for all OS library function calls required by the application. Each library function call has a set of object limits. The cache bank memory pipeline architecture and permission bits provide features to balance the complexities of hardware, software, and computer security.


Descriptors :   MICROPROCESSORS , application software , computer programming , operating systems , central processing units , computer access control , computing system architectures , computer security


Subject Categories : Computer Hardware
      Computer Systems Management and Standards


Distribution Statement : APPROVED FOR PUBLIC RELEASE